On-chip bus thermal analysis and optimization

Proceedings -Design, Automation and Test in Europe, DATE

Volumn 1, Issue , 2006, Pages

  Wang, Feng ^a   Xie, Yuan ^a   Vijaykrishnan, N ^a   Irwin, M J ^a  

^a PENNSYLVANIA STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; OPTIMIZATION; PERMITTIVITY; THERMOANALYSIS; VLSI CIRCUITS;

BUS ENCODING SCHEME; POWER ENCODING SCHEMES; SUBSTRATE TEMPERATURE; TEMPERATURE RISE;

MICROPROCESSOR CHIPS;

EID: 34047138475     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (18)

1. K. Lahiri and A. Raghunathan, "Power analysis of system-level on-chip communication architectures," International Symposium on Hardware/Software Codesign and System Synthesis, September 2004.
2. K. Banerjee and A. Mehrotra, "Coupled Analysis of Electromigration Reliability and Performance in ULSI Signal Nets," In Proceedings of the International Conference on Computer-Aidea Design, pp. 158-164, 2001.
3. A. H. Ajami, K. Banerjee, A. Mehrotra and M. Pedram, "Analysis of IP-Drop Scaling with Implications for Deep Submicron P/G Network Designs," IEEE International Symposium on Quality Electronic Design (ISQED), San Jose, CA, pp. 35-40, March 2003.
4. T.-Y. Chiang, K. Banerjee, and K. Saraswat, "Compact Modeling and SPICE-based Simulation for Electrothermal Analysis of Multilevel ULSI Inteconnects," In Proceedings of the International Conference on Computer-Aided Design, pp. 165-172, 2001.
5. W. Huang, M. Stan, K. Skadron, K. Sankaranarayanan, S. Ghosh, and S. Velusamy, "Compact Thermal Modeling for Temperature-Aware Design," In Proceedings of the Annual ACM/IEEE Design Automation Conference, June 2004.
6. P. Sotiriadis and A. Chandrakasan, "A Bus Energy Model for Deep Submicron Technology," IEEE Transactions on VLSI Systems, pp. 341-350, June 2002.
7. K. Sundaresan and N. R. Mahapatra "Accurate Energy Dissipation and Thermal Modeling for Nanometer-Scale Buses," Proceedings of the 11th Int'l Symposium on High-Performance Computer Architecture, 2005
8. http://www.simplescalar.com/.
9. P. Petrov and A.Orailoglu, "Low-Power Instruction Bus Encoding for Embedded Processors," IEEE Trans. on VLSI, pp. 812-826, August 2004.
10. L. Benini, G. De Micheli, E. Macii, D. Sciuto and C. Silvano, "Asymptotic Zero-Transition Activity Encoding for Address Buses in Low-Power Microprocessor-Based Systems," IEEE 7th Great Lakes Symposium on VLSI, pp. 77-82, March 1997.
11. M.R. Stan and W.P. Burleson, "Bus-Invert Coding for Low Power I/O," IEEE Transactions on VLSI, March 1995.
12. S. Komatsu and M. Fujita, "Irredundant Address Bus Encoding Techniques based on Adaptive Codebooks for Low Power," International Symposium on Low Power Design, pp. 9-14, Aug 2001.
13. K. Skadron, M. R. Stan, W. Huang, S. Velusamy, K. Sankaranarayanan, and D. Tarjan, "Temperature-aware microarchitecture," Proc. ISCA-30, pp. 2-13, June 2003.
14. Li Shang, Li-Shiuan Peh, Amit Kumar, and Niraj K. Jha, "Thermal Modeling, Characterization and Management of On-Chip Networks," Proceedings of the 37th International Symposium on Microarchitecture (MICRO), 2004
15. R. H.J.M. Otten and R.K. Brayton, "Planning for performance," In Proceedings of the Annual ACM/IEEE Design Automation Conference, pp. 122-127, 1998.
16. http://www-device.eecs.berkeley.edu/~ptm.
17. S. Im and K. Banerjee, "Full Chip Thermal Analysis of Planar (2-D) and Vertically Integrated (3-D) High Performance ICs," In Proceedings of the IEDM, pp. 727-730, 2000.
18. Kaustav Banerjee, Massound Pedram, and Amir H. Ajami, " Analysis and Optimization of Thermal Issues in High-Performance VLSI," In ACM/SIGDA International Symposium on Physical Design (ISPD), pp. 230-237, April, 2001.