-
1
-
-
0030243303
-
"A hybrid 6H-SiC temperature sensor operational from 25 °C to 500 °C"
-
Sep
-
J. B. Casady, W. C. Dillard, R. W. Johnson, and U. Rao, "A hybrid 6H-SiC temperature sensor operational from 25 °C to 500 °C," IEEE Trans. Comp., Packag., Manufact. Technol. A, vol. 19, no. 3, pp. 416-422, Sep. 1996.
-
(1996)
IEEE Trans. Comp., Packag., Manufact. Technol. A
, vol.19
, Issue.3
, pp. 416-422
-
-
Casady, J.B.1
Dillard, W.C.2
Johnson, R.W.3
Rao, U.4
-
2
-
-
84885290209
-
"Thick film hybrid packaging techniques for 500 °C operation"
-
in Jun. 14-18
-
J. S. Salmon, R. W. Johnson, and M. Palmer, "Thick film hybrid packaging techniques for 500 °C operation," in Proc. 4th Int. High Temp. Electron. Conf. (HITEC), Jun. 14-18, 1998, pp. 103-108.
-
(1998)
Proc. 4th Int. High Temp. Electron. Conf. (HITEC)
, pp. 103-108
-
-
Salmon, J.S.1
Johnson, R.W.2
Palmer, M.3
-
3
-
-
33744999061
-
"Thick and Thin Film Materials Based Chip Level Packaging for High Temperature SiC Sensors and Devices"
-
Tech. Rep., AYT/NASA Glenn Research Center
-
L. Chen and P. G. Neudeck, "Thick and Thin Film Materials Based Chip Level Packaging for High Temperature SiC Sensors and Devices," Tech. Rep., AYT/NASA Glenn Research Center, 2001.
-
(2001)
-
-
Chen, L.1
Neudeck, P.G.2
-
4
-
-
0036045988
-
"3 kV 600 A 4H-SiC high temperature diode module"
-
Y. Sugawara, D. Takayama, and K. Asano, "3 kV 600 A 4H-SiC high temperature diode module," in Proc. Power Semicond. Devices ICs, 2002, pp. 245-248.
-
(2002)
Proc. Power Semicond. Devices ICs
, pp. 245-248
-
-
Sugawara, Y.1
Takayama, D.2
Asano, K.3
-
5
-
-
1542331446
-
"Packaging considerations for very high temperature Microsystems"
-
Jun. 12-14
-
E. Savrun, "Packaging considerations for very high temperature Microsystems," Proc. IEEE, vol. 2, no. 6, pp. 1139-1143, Jun. 12-14, 2002.
-
(2002)
Proc. IEEE
, vol.2
, Issue.6
, pp. 1139-1143
-
-
Savrun, E.1
-
6
-
-
0035248757
-
"Three-dimensional flip-chip on flex packaging for power electronics applications"
-
Feb
-
X. Liu, S. Haque, and G.-Q. Lu, "Three-dimensional flip-chip on flex packaging for power electronics applications," IEEE Trans. Adv. Packag., vol. 24, no. 1, pp. 1-9, Feb. 2001.
-
(2001)
IEEE Trans. Adv. Packag.
, vol.24
, Issue.1
, pp. 1-9
-
-
Liu, X.1
Haque, S.2
Lu, G.-Q.3
-
7
-
-
0033335126
-
"Flipchip on flex for 3D packaging"
-
in Oct. 18-19
-
P. Clot, J.-F. Zeberli, J.-M. Chenuz, F. Ferrando, and D. Styblo, "Flipchip on flex for 3D packaging," in Proc. 24th IEEE/CPMT Electron. Manufact. Technol. Symp., Oct. 18-19, 1999, pp. 36-41.
-
(1999)
Proc. 24th IEEE/CPMT Electron. Manufact. Technol. Symp.
, pp. 36-41
-
-
Clot, P.1
Zeberli, J.-F.2
Chenuz, J.-M.3
Ferrando, F.4
Styblo, D.5
-
8
-
-
0042592919
-
"Thermal management of AlGaN-GaN HFETs on sapphire using flip-chip bonding with epoxy underfill"
-
Jun
-
J. Sun, H. Fatima, A. Koudymov, and A. Chunis, "Thermal management of AlGaN-GaN HFETs on sapphire using flip-chip bonding with epoxy underfill," IEEE Electron Device Lett., vol. 24, no. 6, pp. 375-377, Jun. 2003.
-
(2003)
IEEE Electron Device Lett.
, vol.24
, Issue.6
, pp. 375-377
-
-
Sun, J.1
Fatima, H.2
Koudymov, A.3
Chunis, A.4
-
9
-
-
0038012416
-
"Planar metallization interconnected 3-D multi-chip module"
-
in New Orleans, LA, May
-
Z. Liang and J. D. van Wyk, "Planar metallization interconnected 3-D multi-chip module," in Proc. 53rd Electron. Comp. Technol. Conf. (ECTC'03), New Orleans, LA, May 2003, pp. 1090-1094.
-
(2003)
Proc. 53rd Electron. Comp. Technol. Conf. (ECTC'03)
, pp. 1090-1094
-
-
Liang, Z.1
van Wyk, J.D.2
-
10
-
-
14844322881
-
"A lead-free, low-temperature sintering die-attach technique for high-performance and high-temperature packaging"
-
G. Q. Lu, J. N. Calata, Z. Zhang, and J. G. Bai, "A lead-free, low-temperature sintering die-attach technique for high-performance and high-temperature packaging," in Proc. 6th IEEE CPMT High Density Microsys. Design Packag. Comp. Failure Anal. (HDP'04), 2004, pp. 42-46.
-
(2004)
Proc. 6th IEEE CPMT High Density Microsys. Design Packag. Comp. Failure Anal. (HDP'04)
, pp. 42-46
-
-
Lu, G.Q.1
Calata, J.N.2
Zhang, Z.3
Bai, J.G.4
-
11
-
-
34047113335
-
"Glass Assembling With Sealing Technology"
-
Ferro Corp., Tech. Rep., [Online]. Available
-
Ferro Corp., "Glass Assembling With Sealing Technology," Tech. Rep., 2006 [Online]. Available: http://www.ferro.com
-
(2006)
-
-
-
12
-
-
34047152250
-
"Datasheet of Electrically Resistance Adhesives"
-
Cotronics, Tech. Rep., [Online]. Available
-
Cotronics, "Datasheet of Electrically Resistance Adhesives," Tech. Rep., 2006 [Online]. Available: http://www.cotronics.com
-
(2006)
-
-
-
13
-
-
25144497105
-
"Packaging materials and approaches for high temperature SiC power devices"
-
Jan./Feb
-
R. W. Johnson, M. Palmer, C. Wang, and Y. Liu, "Packaging materials and approaches for high temperature SiC power devices," Adv. Microelectron., pp. 8-11, Jan./Feb. 2004.
-
(2004)
Adv. Microelectron.
, pp. 8-11
-
-
Johnson, R.W.1
Palmer, M.2
Wang, C.3
Liu, Y.4
-
14
-
-
0030108760
-
"Induced codeposition I. an experimental investigation of Ni-Mo alloys"
-
Mar
-
E. J. Podlaha and D. Landolt, "Induced codeposition I. an experimental investigation of Ni-Mo alloys," Electrochem. Soc., vol. 143, no. 3, pp. 885-892, Mar. 1996.
-
(1996)
Electrochem. Soc.
, vol.143
, Issue.3
, pp. 885-892
-
-
Podlaha, E.J.1
Landolt, D.2
-
15
-
-
33744986709
-
"High temperature embedded power module"
-
J. Yin, Z. Liang, and J. D. van Wyk, "High temperature embedded power module," in Proc. IEEE Appl. Power Electron., 2005, pp. 334-339.
-
(2005)
Proc. IEEE Appl. Power Electron.
, pp. 334-339
-
-
Yin, J.1
Liang, Z.2
van Wyk, J.D.3
-
16
-
-
34047154466
-
"High Temperature SiC Embedded Chip Module (ECM) With Double-Sided Metallization Structure"
-
Ph.D. dissertation, Virginia Polytechn. Inst. State Univ., Blacksburg
-
J. Yin, "High Temperature SiC Embedded Chip Module (ECM) With Double-Sided Metallization Structure," Ph.D. dissertation, Virginia Polytechn. Inst. State Univ., Blacksburg, 2005.
-
(2005)
-
-
Yin, J.1
|