Bit-width constrained memory hierarchy optimization for real-time video systems

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 26, Issue 4, 2007, Pages 781-800

  Thörnberg, Benny ^b   Palkovic, Martin ^a,c   Hu, Qubo ^d   Olsson, Leif ^b   Kjeldsberg, Per Gunnar ^a,d   O'Nils, Mattias ^b   Catthoor, Francky ^a,c  

^a IEEE

^b MID SWEDEN UNIVERSITY   (Sweden)

^c IMEC   (Belgium)

^d NORWEGIAN UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Norway)

Author keywords

Bit width; Memory hierarchy; Polyhedral; Video

Indexed keywords

COLOR IMAGE PROCESSING; INTEGER PROGRAMMING; NONLINEAR PROGRAMMING; REAL TIME CONTROL; VIDEO SIGNAL PROCESSING;

BIT WIDTH; MEMORY HIERARCHY; POLYHEDRAL STRUCTURE; VIDEO;

DATA STORAGE EQUIPMENT;

EID: 33947595234     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2006.884569     Document Type: Article

References (42)

1. F. Catthoor et al., Custom Memory Management Methodology. Norwell, MA: Kluwer, 1998.
2. F. Catthoor, K. Danckaert, C. Kulkarni, E. Brockemeyer, P. G. Kjeldsberg, T. Van Achteren, and T. Omnes, Storage Management for Embedded Programmable Processors. Norwell, MA: Kluwer, 2002.
3. E. A. Lee, "Consistency on dataflow graphs," in Proc. Int. Conf. Appl. Specific Array Processors, Barcelona, Spain, 1991, pp. 355-369.
4. C. Carreras, J. A. Lopez, and O. Nieto-Taladriz, "Bit-width selection for data-path implementations," in Proc. 12th Int. Symp. Syst. Synth., San Jose, CA, 1999, pp. 114-119.
5. Y. Cao and H. Yasuura, "Quality-driven design by bit-width optimization for video applications," in Proc. Conf. Asia and South Pacific Des. Autom., Kitakyushu, Japan, 2003, pp. 532-537.
6. P. Bjuréus, M. Millberg, and A. Jantsch, "FPGA resource and timing estimation from Matlab execution traces," in Proc. 10th Int. Symp. Hardware/Software Codes., Estes Park, CO, 2002, pp. 31-36.
7. B. Thörnberg, H. Norell, and M. O'Nils, "IMEM: An object-oriented memory- and interface modelling approach for realime video systems," in Proc. Forum Specification and Des. Lang., Marseille, France, 2002. [CD-ROM].
8. _, "Conceptual interface and memory-modelling for real-time image processing systems," in Proc. 5th IEEE Int. Workshop Multimedia Signal Process., St. Thomas, VI, 2002, pp. 138-141.
9. P. R. Panda, "SystemC - A modelling platform supporting multiple design abstractions," in Proc. 14th Int. Svmp. Syst. Synth., Montreal, QC, Canada, 2001, pp. 75-80.
10. R. C. Gonzales and R. E. Woods, Digital Image Processing. Reading, MA: Addison-Wesley, 1993.
11. A. Bovik, Handbook of Image and Video Processing. New York: Academic, 2000.
12. B. Thörnberg, Q. Hu, M. Palkovic, M. O'Nils, and P. G Kjeldsberg, "Polyhedral space generation and memory estimation from interface and memory nodels of real-time video systems," J. Syst. Softw., vol. 79, no. 2, pp. 231-245, 2005.
13. P. G. Kjeldsberg, F. Catthoor, and E. J. Aas, "Storage requirement estimation for optimized design of data intensive applications," ACM Trans. Des. Autom. Electron. Syst., vol. 1, no. 2, pp. 133-158, 2004.
14. F. Catthoor et al., "System-level data-flow transformation exploration and power-area trade-offs demonstrated on video codecs," J. VLSI Signal Process. Syst. Signal Image Video Technol., vol. 18, no. 1, pp. 39-50, 1998.
15. C. E. Leiserson, F. M. Rose, and J. B. Saxe, "Optimizing synchronous circuitry by retiming," in Proc. 3rd Caltech Conf. Very Large Scale Integr., Pasadena, CA, 1983, pp. 87-116.
16. N. Passos and E. Sha, "Achieving full parallelism using multidimensional retiming," IEEE Trans. Parallel Distrib. Syst., vol. 7, no. 11, pp. 1150-1163, Nov. 1996.
17. A. Woodruff and M. Stonebraker, "Buffering of intermediate results in dataflow diagrams," in Proc. 11th IEEE Int. Symp. Visual Lang., Darmstadt, Germany, 1995, pp. 187-194.
18. M. C. Williamson and E. A. Lee, "Synthesis of parallel hardware implementations from synchronous dataflow graph specification," in Proc. Conf. Rec, 30th Asilomar Conf. Signals, Syst. and Comput., Pacific Grove, CA, 1996, pp. 1340-1343.
19. M. Adé, R. Lawereins, and J. A. Peperstraete, "Buffer memory requirements in DSP applications," Comput. Syst. Sci. Eng., vol. 14, no. 3, pp. 155-165, 1999.
20. V. Loechner and D. Wilde, "Parameterized polyhedra and their vertices," Int. J. Parallel Program., vol. 25, no. 6, pp. 525-549, 1997.
21. D. K. Wilde, "A library for doing polyhedral operations," M.S. thesis, Oregon State Univ., Corvallis, OR, 1993. Also published in IRISA technical report PI 785 Rennes, France 1993.
22. V. Lefebrev and P. Feautrier. "Automatic storage management for parallel programs," Parallel Comput., vol. 24, no. 3/4, pp. 649-671, 1998.
23. C. Polychronopoulos, "Compiler optimizations for enhancing parallelism and their impact on architecture design," IEEE Trans. Comput., vol. 37, no. 8, pp. 991-1004, 1998.
24. M. Kandemir, J. Ramanujam, and A. Choudhary, "Improving cache locality by a combination of loop and data transformations," IEEE Trans. Comput., vol. 48, no. 2, pp. 159-167, Feb. 1999.
25. K. Danckaert, F. Catthoor, and H. De Man, "A preprocessing step for global loop transformations for data transfer optimization," in Proc. Int. Conf. CASES, San Jose, CA, 2000, pp. 34-40.
26. H. Norell and M. O'Nils, "A generalized architecture for hardware synthesis of spatio-temporal memory models for image processing systems," in Proc. 12th IWSSIP, Chalkida, Greece, 2005, pp. 363-367.
27. B. Thörnberg, L. Olsson, and M. O'Nils, "Optimization of memory allocation for real-time video processing on FPGA." in Proc. 16th IEEE Int. Workshop Rapid Syst. Prototyping, Montreal, QC, Canada, 2005, pp. 141-147.
28. N. Lawal, B. Thörnberg, and M. O'Nils, "Address generation for FPGA RAMs for efficient implementation of real-time video processing systems," in Proc. Conf. Field Program. Logic and Appl., Tampere, Finland, 2005, pp. 136-141.
29. P. G. Kjeldsberg, F. Catthoor, and E. J. Aas, "Data dependency size estimation for use in memory optimization," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 22, no. 7, pp. 908-921, Jul. 2003.
30. S. Verdoolaege, M. Braynooghe, G. Janssens, and F. Catthoor, "Multidimensional incremental loop fusion for data locality," in Proc. IEEE Conf. Appl.-Specific Syst., Architectures, and Processors, The Hague, The Netherlands, 2003, pp. 14-24.
31. S. Wuytack, J. P. Diguet, F. Catthoor, and H. De Man, "Formalized methodology for data reuse exploration for low-power hierarchical memory mappings," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 6, no. 4, pp. 529-537, Dec. 1998.
32. B. Oelmann, H. Norell, R. Andersson, and Y. Xu, "Design of real-time signal processing ASIC for noise reduction in moving video images," in Proc. IEEE Norchip Conf., 1999, pp. 228-233.
33. R. Horst and H. Tuy, Global Optimization - Deterministic Approaches, 3rd ed. New York: Springer-Verlag, 1996.
34. L. Schrage, Optimization Modeling With Lingo. Lindo Syst., 1999.
35. R. L. Rardin, Optimization in Operations Research. Upper Saddle River, NJ: Prentice-Hall, 1998.
36. L. A. Wolsey, "Integer programming," in Wiley-Interscience Series in Discrete Mathematics and Optimization. New York: Wiley-Interscience, 1998.
37. D. P. Bertsekas, Non Linear Programming. Belmont, MA: Athena Scientific, 1995.
38. W. Wolf, B. Ozer, and T. Lv, "Smart cameras as embedded systems," Computer, vol. 35, no. 9, pp. 48-53, Sep. 2002.
39. D. S. Shrestha, B. L. Steward, and S. J. Birrell, "Video processing for early stage maize plant detection," Biosyst. Eng., vol. 89, no. 2, pp. 119-129, 2004.
40. G. L. Foresti et al., "Active video-based surveillance system: The low-level image and video processing techniques needed for implementation," IEEE Signal Process. Mag., vol. 22, no. 2, pp. 25-37, Mar. 2005.
41. B. Thörnberg and M. O'Nils, "Impact of bit-width specification on the memory hierarchy for a real-time video processing system," in Proc. DATE, Munich, Germany, 2006, pp. 1-2.
42. S. Verdoolaege, F. Catthoor, M. Braynooghe and G. Janssens. (2002, Oct.). Feasibility of incremental translation. Katholieke Univ. Leuven, Heverlee, Belgium, Report CW348. [Online], Available: http://www.cs.kuleuven.be/ publicaties/rapporten/CW/2002/