-
2
-
-
33746906929
-
Reconfigurable gate array architectures for real time digital signal processing
-
Nov
-
G. Liersch, and C. Dick, "Reconfigurable Gate Array Architectures for Real Time Digital Signal Processing", Conf. Record of the Twenty-Eighth Asilomar Conf. on Signals, Systems and Computers, pp. 1383-1387, Nov 1994.
-
(1994)
Conf. Record of the Twenty-eighth Asilomar Conf. on Signals, Systems and Computers
, pp. 1383-1387
-
-
Liersch, G.1
Dick, C.2
-
6
-
-
0024888769
-
Synthesis of address generators
-
Nov
-
D. Grant, P.B. Denyer, and I. Finlay, "Synthesis of Address Generators", Digest of Tech. Papers of IEEE Int. Conf on Computer-Aided Design, pp 116-119, Nov 1989.
-
(1989)
Digest of Tech. Papers of IEEE Int. Conf on Computer-aided Design
, pp. 116-119
-
-
Grant, D.1
Denyer, P.B.2
Finlay, I.3
-
7
-
-
0142227160
-
Memory allocation and mapping in high-level Synthesis - An integrated approach
-
Oct.
-
J. Seo, T. Kim, and P.R. Panda, "Memory Allocation and Mapping in High-Level Synthesis - An Integrated Approach", IEEE Trans, on VLSI Syst., pp. 928 - 938, Oct. 2003.
-
(2003)
IEEE Trans, on VLSI Syst.
, pp. 928-938
-
-
Seo, J.1
Kim, T.2
Panda, P.R.3
-
9
-
-
0032295394
-
High-level address optimization and synthesis techniques for data-transfer-intensive applications
-
Dec
-
M. Miranda, F. Catthoor, M. Janssen and H. De Man, "High-level address optimization and synthesis techniques for data-transfer-intensive applications", IEEE Trans. on VLSI Systems, pp. 677-686, Dec 1998.
-
(1998)
IEEE Trans. on VLSI Systems
, pp. 677-686
-
-
Miranda, M.1
Catthoor, F.2
Janssen, M.3
De Man, H.4
-
10
-
-
0001151864
-
Background memory area estimation for multidimensional signal processing systems
-
June
-
F. Balasa, F. Catthoor, and H.M. Man, "Background memory area estimation for multidimensional signal processing systems," IEEE Trans, on VLSI Syst. Vol 3, pp. 157-172, June 1995.
-
(1995)
IEEE Trans, on VLSI Syst.
, vol.3
, pp. 157-172
-
-
Balasa, F.1
Catthoor, F.2
Man, H.M.3
-
12
-
-
0029705525
-
Improved code optimization method utilizing memory addressing operation and its application to DSP compiler
-
May
-
N. Sugino, H. Miyazaki, S. Iimuro, and A. Nishihara, "Improved Code Optimization Method Utilizing Memory Addressing Operation and its Application to DSP Compiler", IEEE International Symposium on Circuits and Systems, pp. 249-252, May 1996.
-
(1996)
IEEE International Symposium on Circuits and Systems
, pp. 249-252
-
-
Sugino, N.1
Miyazaki, H.2
Iimuro, S.3
Nishihara, A.4
-
13
-
-
32544449868
-
A comparison between local and global memory allocation for FPGA implementation of real-time video processing systems
-
Sept
-
M. O'Nils, B. Thôrnberg and H. Norell, "A Comparison between Local and Global Memory Allocation for FPGA Implementation of Real-Time Video Processing Systems", in Proc of IEEE Int. Conf. on Signals and Electronics Systems, Sept 2004.
-
(2004)
Proc of IEEE Int. Conf. on Signals and Electronics Systems
-
-
O'Nils, M.1
Thôrnberg, B.2
Norell, H.3
-
15
-
-
32544453853
-
Automatic hardware synthesis of spatial memory models for real-time image processing systems
-
Riga, Latvia, Nov
-
H. Norell, B. Thörnberg and M. O'Nils, "Automatic Hardware Synthesis of Spatial Memory Models for Real-Time Image Processing Systems", Proc. of the 21th Norchip Conf., Riga, Latvia, Nov 2003.
-
(2003)
Proc. of the 21th Norchip Conf.
-
-
Norell, H.1
Thörnberg, B.2
O'Nils, M.3
|