Formalized methodology for data reuse exploration for low-power hierarchical memory mappings

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 6, Issue 4, 1998, Pages 529-537

  Wuytack, Sven ^b   Diguet, Jean Philippe ^b   Catthoor, Francky V M ^a,b   De Man, Hugo J ^a,b  

^a IEEE

^b IMEC   (Belgium)

Author keywords

Low power design; Memory; System level; Trade offs; Video processing

Indexed keywords

DESIGN; STORAGE ALLOCATION (COMPUTER); VIDEO SIGNAL PROCESSING;

DATA REUSE; POWER CONSUMPTION;

HIERARCHICAL SYSTEMS;

EID: 0032303141     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/92.736124     Document Type: Article

References (17)

1. L. Nachtergaele, F. Catthoor, B. Kapoor, D. Moolenaar, and S. Janssen, "Low power storage exploration for H.263 video decoder," in Proc. IEEE Workshop VLSI Signal Processing, Monterey CA, Oct. 1996;
2. also in VLSI Signal Processing IX, W. Burleson, K. Konstantinides, and T. Meng, Eds. Piscataway, NJ: IEEE Press, 1996, pp. 116-125.
3. S. Wuytack, F. Catthoor, L. Nachtergaele, and H. De Man, "Power exploration for data dominated video applications," in Proc. IEEE Int. Symp. Low Power Design, Monterey, CA, Aug. 1996, pp. 359-364.
4. S. Wuytack, F. Catthoor, F. Franssen, L. Nachtergaele, and H. De Man, "Global communication and memory optimizing transformations for low power systems," in Proc. IEEE Int. Workshop Low Power Design, Napa, CA, Apr. 1994, pp. 203-208.
5. D. Kulkarni and M. Stumm, "Linear loop transformations in optimizing compilers for parallel machines," Comput. Syst. Res. Inst., Univ. Toronto, Toronto, Ont., Canada, Tech. Rep., Oct. 1994.
6. F. Catthoor, S. Wuytack, E. De Greef, F. Franssen, L. Nachtergaele, and H. De Man, "System-level transformations for low power data transfer and storage," in Low Power Design, B. Brodersen and A. Chandrakasan, Eds. Piscataway, NJ: IEEE Press, 1998.
7. A. Faruque and D. Fong, "Performance analysis through memory of a proposed parallel architecture for the efficient use of memory in image processing applications," in Proc. SPIE'91, Visual Commun. Image Processing, Boston, MA, Oct. 1991, pp. 865-877.
8. L. Liu, "Issues in multi-level cache design," in Proc. IEEE Int. Conf. Comput. Design, Cambridge, MA, Oct. 1994, pp. 46-52.
9. D. Kolson, A. Nicolau, and N. Dutt, "Elimination of redundant memory traffic in high-level synthesis," IEEE Trans. Computer-Aided Design, vol. 15, pp. 1354-1363, Nov. 1996.
10. P. Panda, N. Dutt, and A. Nicolau, "Memory organization for improved data cache performance in embedded processors," in Proc. 1996 Int. Symp. Syst. Synthesis, La Jolla, CA, Nov. 1996, pp. 90-95.
11. B. Jacob, P. Chen, S. Silverman, and T. Mudge, "An analytical model for designing memory hierarchies," IEEE Trans. Comput., vol. C-45, pp. 1180-1193, Oct. 1996.
12. P. Lippens, J. van Meerbergen, W. Verhaegh, and A. van der Werf, "Allocation of multiport memories for hierarchical data streams," in Proc. IEEE Int. Conf. Computer-Aided Design, Santa Clara, CA, Nov. 1993, pp. 728-735.
13. L. Ramachandran, D. Gajski, and V. Chaiyakul, "An algorithm for array variable clustering," in Proc. European Design and Test Conf., Paris, France, Mar. 1994, pp. 262-266.
14. F. Balasa, F. Catthoor, and H. De Man, "Dataflow-driven memory allocation for multi-dimensional processing systems," in Proc. IEEE Int. Conf. Computer-Aided Design, San Jose, CA, Nov. 1994.
15. L. Stok, "Data path synthesis," Integration, the VLSI Journal, vol. 18, pp. 1-71, June 1994.
16. E. De Greef, F. Catthoor, and H. De Man, "Array placement for storage size reduction in embedded multimedia systems," in Proc. 11th Int. Conf. Application-Specific Systems, Architectures and Processors, Zurich, Switzerland, July 1997, pp. 66-75.
17. T. Komarek and P. Pirsch, "Array architectures for block matching algorithms," IEEE Trans. Circuits Syst., vol 36, Oct. 1989.