Quality-driven design by bitwidth optimization for video applications

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 2003-January, Issue , 2003, Pages 532-537

  Cao, Y ^a   Yasuura, H ^a  

^a KYUSHU UNIVERSITY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; DESIGN; MOTION PICTURE EXPERTS GROUP STANDARDS;

ADAPTIVE APPROACH; BACKWARD PROPAGATION; BIT-WIDTH; BIT-WIDTH OPTIMIZATIONS; MPEG-2 VIDEO; OUTPUT QUALITY; SYSTEM LEVEL DESIGN; VIDEO APPLICATIONS;

QUALITY CONTROL;

EID: 13144273032     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2003.1195074     Document Type: Conference Paper

References (15)

1. L. Semeria, A. Seawright, R. Mehra, D. Ng, A. Eranayake and B. Pangrle, "RTL C-Based Methodology for Designing and Verifying a Multi-Threaded Processor"Proc. of the 39th ACM/IEEE Design Automation Conference, June 2002.
2. M. Willems, V. Bursgens, H. Keding, T. Grotker and H. Meyr "System Level Fixed-point Design Based on An Interpolative Approach," Proc. of the 34th ACM/IEEE Design Automation Conference, pp293-298, June 1997.
3. Marc-Andre Cantin and Yvon Savaria, "An Automatic Word Length Determination Method," Proc. of The IEEE International Symposium on Circuit and Systems, V53-V56, May. 2001.
4. H. Yasuura, H. Tomiyama, A. Inoue and F. N. Eko, "Embedded System Design Using Soft-core Processor and Valen-C," IPSJ. Info. Sci. Eng. vol. 14, pp.587-603, Sept. 1998.
5. S. Mahlke, R. Ravindran, M. Schansker, R. Schreiber and T. Sherwood, "Bitwidth Congnizant Architecture Synthesus of Custom Hardware Accelerators," IEEE Transactions on Computer-aided Design of Integrated Circuit and Systems, Vol.20, No.11, Nov. 2001.
6. D. Brooks and M. Martonosi, "Dynamically Exploiting Narrow Width Operands to Improve Processor Power and Performance," Proc. of the Fifth International Symposium on High Performance Computer Architecture, 1999.
7. H. Yamashita, H. Yasuura, F. N. Eko, and Yun Cao, "Variable Size Analysis and Validation of Computation Quality," Proc. of Workshop on High-Level Design Validation and Test, pp.95-100, Nov. 2000.
8. M. Stephenson, J. Babb, and S. Amarasinghe, "Bitwidth Analysis with Application to Silicon Compilation," Proc. of Conference on Programming Language Design and Implementation, pp108-120, 2000.
9. Yun Cao, Hiroto. Yasuura "A System-level Energy Minimization Using Datapath Optimization,"Proc. of ACM/IEEE International Symposium on Low Power Electronics and Design, 2001.
10. Yun Cao, Hiroyuki Tomiyama, Takanori Okuma and Hiroto Yasuura, "Data Memory Design Considering Effective Bitwidth for Low-Energy Embedded Systems," to be in IEEE/ACM Proc. of International Symposium on System Synthesis (ISSS'02), Oct. 2002.
11. K. Kum, and W. Y. Sung, "Combined Word-Length Optimization and High-Level Synthesis of Digital Signal Processing Systems," IEEE Transactions on Computer-aided Design of Integrated Circuit and Systems, Vol.20, No.8, Aug. 2001
12. Clark N. Taylor, Sujit Dey, and Debashis Panigrahi, "Energy/Latency/Image Quality Tradeoffs in Enabling Mobile Multimedia Communication," Proc. of Software Radio: Technologies and Services, Enrico Del Re, Springer Verlag Ltd., pp. 55-66, January 2001.
13. B. Shackleford, M. Yasuda, E. Okushi, H. Koizzumi, H. Tomiyama and H. Yasuura" Memory-CPU Size Optimization for Embedded System Designs,"Proc. of the 34th ACM/IEEE Design Automation Conference, pp246-251, June 1997.
14. CCIR, "Rec. 500-2, Method for the subjective assessment of the quality of television pictures," Recommendations and reports of the CCIR, Geneva, 1982.
15. Yun Cao and Hiroto Yasuura, "Video Quality Modeling for Quality-driven Design," the 10th Workshop on System and System Integration of Mixed Technologies, Oct. 2001.