Optimization of memory allocation for real-time video processing on FPGA

Proceedings of the International Workshop on Rapid System Prototyping

Volumn , Issue , 2005, Pages 141-147

  Thörnberg, Benny ^a   Olsson, Leif ^a   O'Nils, Mattias ^a  

^a MID SWEDEN UNIVERSITY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

DATA REDUCTION; FIELD PROGRAMMABLE GATE ARRAYS; HEURISTIC METHODS; IMAGE PROCESSING; INTEGER PROGRAMMING; MATHEMATICAL MODELS; PROBLEM SOLVING; REAL TIME SYSTEMS; SHIFT REGISTERS;

DATA FLOW DEPENDENCIES; LINEAR PROGRAM; MEMORY BLOCKS; VIDEO PROCESSING;

STORAGE ALLOCATION (COMPUTER);

EID: 26444559674     PISSN: 10746005     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (16)

1. nd edition, Addison-Wesley Pub., 2002.
2. B. Oelmann, H. Norell, R. Andersson, Y. Xu, "Design of Real-Time Signal Processing ASIC for Noise Reduction in Moving Video Images", in Proc. of IEEE Norchip Conference, 1999, pp. 228-33.
3. F. Catthoor, S. Wuytack, E. De Greef, F. Balasa, L. Nachtergaele, and A. Vandecappelle, Custom Memory Management Methodology: Exploration of Memory Organization for Embedded Multimedia System Design, Norwell MA: Kluwer Academic Publishers, 1998.
4. M. Gokhale, J. Stone, "Automatic Allocation of Arrays to Memories in FPGA Processors With Multiple Memory Banks, in Proc. of the IEEE Symp. on Field-Programmable Custom Machines, 1999, pp. 63-69.
5. M. Weinhardt, W. Luk, "Memory access optimization for reconfigurable systems", IEE Proc. on Computers and Digital Techniques, Vol. 148, No. 3, 2001, pp. 105-12.
6. P.E.R. Lippens, J.L. van Meerbergen and W.F.J. Verhaegh, "Allocation of Multiport Memories for Hierarchical Data Streams", in Proc. of the IEEE/ACM Conference on Computer Aidea Design, 1993.
7. S. Jaewon, K. Taewhan and P.R. Panda, "Memory allocation and mapping in high-level synthesis - an integrated approach", IEEE Trans. on Very Large Scale Integration (VLSI) Systems, vol.11, no.5, 2003
8. C.H. Gebotys, "Low energy memory and register allocation using network flow", in Proc. of Design Automation Conf., 1997, pp. 435-40.
9. Anon. 2002. Lingo - The modelling language and optimiser, Lindo Systems Inc., Chicago, Illinois, USA.
10. th Midwest Symposium on Circuits and Systems, 2002, vol.2, pp. 107-110.
11. D. Crookes, K. Benkrid, A. Bouridane, K. Alotaibi, A. Benkrid, "Design and implementation of a high level programming environment for FPGA-based image processing", in IEE Proc. Vision, Image & Signal Processing, Vol. 147, No. 4, 2000, pp 377-84.
12. st IEEE Norchip Conf., 2003, pp. 171-4.
13. M. O'Nils, B. Thörnberg and H. Norell, "A Comparison between Local and Global Memory Allocation for FPGA Implementation of Real-Time Video Processing Systems", Accepted for publication in the Proceedings of International Conference on Signals and Electronic Systems, ICSES'04.
14. Using Block RAM in Spartan-3 FPGAs, Application note xapp463, www.xilinx.com
15. Wolsey, L.A. 1998. Integer programming. Wiley-Interscience Series in Discrete Mathematics and Optimization, New York, USA.
16. Aarts, E., Lenstra, J.K. 1998. Local search in combinatorial optimization. John Wiley and Sons Ltd., Chichester, England