A configurable application specific processor for turbo decoding

Conference Record - Asilomar Conference on Signals, Systems and Computers

Volumn 2005, Issue , 2005, Pages 1356-1360

  Ituero, Pablo ^a   López Vallejo, Marisa ^a   Mujtaba, Syed Aon ^b  

^a UNIVERSIDAD POLITÉCNICA DE MADRID   (Spain)

^b AGERE SYSTEMS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; CODE DIVISION MULTIPLE ACCESS; CONCURRENT ENGINEERING; DECODING; MOBILE TELECOMMUNICATION SYSTEMS; TURBO CODES; VLSI CIRCUITS;

BUTTERFLY PAIR STRUCTURES; COMPLEX DECODER; SLIDING WINDOWS MECHANISM; STATE METRICS;

PROGRAM PROCESSORS;

EID: 33847615686     PISSN: 10586393     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (14)

1. L. R. Bahl, J. Cocke, F. Jelinek, and J. Raviv. Optimal decoding of linear codes for minimizing symbol error rate. IEEE Trans. on Information Theory, pages 284-287, March 1974.
2. C. Berrou, A. Glavieux, and P. Thitimajshima. Near Shannon limit error-correcting coding and decoding: Turbo-codes. IEEE ICC, May 1993.
3. Nur Engin. A Turbo Decoder Architecture with Scaleble Parallelism. In IEEE Workshop on Signal Processing Systems, pages 298-303, 2004.
4. G.Prescher, T. Gemmeke, and T.G. Noll. A Parametrizable Low-Power High-Throughput Turbo-Decoder. In IEEE ICASSP '05, pages 25-28, March 2005.
5. Margarida F. Jacome and Gustavo de Veciana. Design challenges for new application-specific processors. Design&Test of computers, 17(2):40-50, Apr-Jun 2000.
6. J. Kaza and C. Chakrabarti. Design And Implementation Of Low-Energy Turbo Decoders. IEEE Trans. on VLSI Systems, 12:968 - 977, Sept. 2004.
7. J. Liang, R. Tessier, and D. Goeckel. A Dynamically-Reconfigurable, Power-Efficient Turbo Decoder. In IEEE Symposium on Field-Programmable Custom Computing Machines, pages 91-100, April 2004.
8. M. Lopez-Vallejo, A. Mujtaba, and I. Lee. A low-power architecture for maximum a posteriori decoding. In Proc. 36th Asilomar Conf., pages 47-51, 2002.
9. G. Masera, M. Mazza, G. Piccinini, F. Viglione, and M. Zamboni. Architectural Strategies For Low-Power Vlsi Turbo Decoders. IEEE Trans. on VLSI Systems, 10:279 - 285, June 2002.
10. P. Robertson and P. Hoeher. Optimal and Sub-Optimal Maximum a Posteriori Algorithms Suitable for Turbo Decoding. European Trans. on Telecommunication, (8):119-125, Mar-Apr 1997.
11. M.J. Thul and N. Wehn. Fpga implementation of parallel turbodecoders. In IEEE 17th Symposium on Integrated Circuits and Systems Design, pages 198-203, Sept. 2004.
12. A. J. Viterbi. An Intuitive Justification and a Simplified Implementation of the Map Decoder for Convolutional Codes. IEEE Jnl. Selected Areas in Comms, (2):260-264, 1998.
13. Z. Wang, H. Suzuki, and K. K. Parhi. VLSI Implementation Issues Of Turbo Decoder Design For Wireless Applications. In IEEE Workshop on Signal Processing Systems, pages 503-512, Oct. 1999.
14. Y. Wu, W J.Ebel, and B. D. Woerner. Forward computation of backward path metrics for map decoder. IEEE VTC2000, 2000.