Short-channel effects in independent-gate FinFETs

IEEE Electron Device Letters

Volumn 28, Issue 2, 2007, Pages 145-147

  Lu, Zhichao ^a   Fossum, Jerry G ^a  

^a UNIVERSITY OF FLORIDA   (United States)

Author keywords

Double gate (DG) MOSFET; MIGFET

Indexed keywords

CURRENT VOLTAGE CHARACTERISTICS; GATES (TRANSISTOR); THRESHOLD VOLTAGE;

DOUBLE-GATE MODE; SHORT-CHANNEL EFFECTS; SUBTHRESHOLD-SWING DEGRADATION;

FIELD EFFECT TRANSISTORS;

EID: 33847343337     PISSN: 07413106     EISSN: None     Source Type: Journal    
DOI: 10.1109/LED.2006.889236     Document Type: Article

References (14)

1. L. Mathew et al., "CMOS vertical multiple independent gate field effect transistor (MIGFET)," in Proc. IEEE Int. SOI Conf., Oct. 2004, pp. 187-189.
2. M. Masahara et al., "Demonstration, analysis, and device design considerations for independent DG MOSFETs," IEEE Trans. Electron Devices, vol. 52, no. 9, pp. 2046-2053, Sep. 2005.
3. W. Zhang, J. G. Fossum, L. Mathew, and Y. Du, "Physical insights regarding design and performance of independent-gate FinFETs," IEEE Trans. Electron Devices, vol. 52, no. 10, pp. 2198-2206, Oct. 2005.
4. J.-W. Yang and J. G. Fossum, "On the feasibility of nanoscale triple-gate CMOS transistors," IEEE Trans. Electron Devices, vol. 52, no. 6, pp. 1159-1164, Jun. 2005.
5. J. G. Fossum, L. Ge, M.-H. Chiang, V. P. Trivedi, M. M. Chowdhury, L. Mathew, G. O.Workman, and B.-Y. Nguyen, "A process/physics-based compact model for nonclassical CMOS device and circuit design," Solid State Electron., vol. 48, no. 6, pp. 919-926, Jun. 2004.
6. J. G. Fossum, V. P. Trivedi, M. M. Chowdhury, S.-H. Kim, and W. Zhang, "Recent upgrades and applications of UFDG," in Proc. Tech. Nanotechnol. Conf. (WCM), May 2006, pp. 674-679.
7. P. C. Yeh and J. G. Fossum, "Physical subthreshold MOSFET modeling applied to viable design of deep-submicrometer fully-depleted SOI low-voltage CMOS technology," IEEE Trans. Electron Devices, vol. 42, no. 9, pp. 1605-1613, Sep. 1995.
8. V. P. Trivedi and J. G. Fossum, "Quantum-mechanical effects on the threshold voltage of undoped double-gate MOSFETs," IEEE Electron Device Lett., vol. 26, no. 8, pp. 579-582, Aug. 2005.
9. H.-K. Lim and J. G. Fossum, "Threshold voltage of thin-film silicon-on-insulator (SOI) MOSFETs," IEEE Trans. Electron Devices, vol. ED-30, no. 10, pp. 1244-1251, Oct. 1983.
10. K. Kim and J. G. Fossum, "Double-gate CMOS: Symmetrical - Versus asymmetrical-gate devices," IEEE Trans. Electron Devices, vol. 48, no. 2, pp. 294-299, Feb. 2001.
11. A. Kumar, T. Nagumo, G. Tsutsui, and T. Hiramoto, "Degradation of body factor (γ) of single gate fully depleted SOI MOSFETs due to short channel effects," in Proc. IEEE Int. SOI Conf., Oct. 2004, pp. 58-59.
12. V. P. Trivedi, J. G. Fossum, "Nanoscale FD/SOI CMOS: Thick or Thin BOX?" IEEE Electron Device Lett., vol. 26, no. 1, pp. 26-28, Jan. 2005.
13. V. P. Trivedi, J. G. Fossum, "Scaling fully depleted SOI CMOS," IEEE Trans. Electron Devices, vol. 50, no. 10, pp. 2095-2103, Oct. 2003.
14. Y. Taur and T. H. Ning, Fundamentals of Modern VLSI Devices. Cambridge, U.K.: Cambridge Univ. Press, 1998.