-
1
-
-
0036927879
-
The Impact of Technology Scaling on Soft Error Rate Performance and Limits to the Efficacy of Error Correction
-
Baumann, R., "The Impact of Technology Scaling on Soft Error Rate Performance and Limits to the Efficacy of Error Correction," Proc. Intl. Electron Devices Meeting, pp. 329 - 332, 2002.
-
(2002)
Proc. Intl. Electron Devices Meeting
, pp. 329-332
-
-
Baumann, R.1
-
3
-
-
0030375853
-
Upset Hardened Memory Design for Submicron CMOS Technology
-
Dec
-
Calin, T., M. Nicolaidis, and R. Velaco, "Upset Hardened Memory Design for Submicron CMOS Technology," IEEE Trans. Nucl. Sci., Vol. 43, pp. 2874-2878, Dec. 1996.
-
(1996)
IEEE Trans. Nucl. Sci
, vol.43
, pp. 2874-2878
-
-
Calin, T.1
Nicolaidis, M.2
Velaco, R.3
-
4
-
-
0031380354
-
Pentium Pro Processor Design for Test and Debug
-
Carbine, A. and D. Feltham, "Pentium Pro Processor Design for Test and Debug," Proc. Intl. Test Conf, pp. 294-303, 1999.
-
(1999)
Proc. Intl. Test Conf
, pp. 294-303
-
-
Carbine, A.1
Feltham, D.2
-
5
-
-
33748611221
-
Full Hold-Scan Systems in Microprocessors: Cost/Benefit Analysis
-
Feb
-
Kuppuswamy, R. et al., "Full Hold-Scan Systems in Microprocessors: Cost/Benefit Analysis," Intel Technology Journal, Vol. 18, No. 1, Feb. 2004.
-
(2004)
Intel Technology Journal
, vol.18
, Issue.1
-
-
Kuppuswamy, R.1
-
6
-
-
2942717731
-
Strategies for faulttolerant, space-based computing: Lessons learned from the ARGOS testbed
-
5-2119
-
Lovellette, M.N., et al. "Strategies for faulttolerant, space-based computing: Lessons learned from the ARGOS testbed," Proc. Aerospace Conf. pp. 5-2109 - 5-2119, 2002.
-
(2002)
Proc. Aerospace Conf
, pp. 5-2109
-
-
Lovellette, M.N.1
-
8
-
-
33847096716
-
X-Codes: Error Control with Unknowable Inputs
-
Technical Report, Center for Reliable and High-Performance Computing, University of Illinois at Urbana-Champaign, CRHC-03-08 also UILU-ENG-03-2217, August
-
Lumetta, S.S., and S. Mitra, "X-Codes: Error Control with Unknowable Inputs," Technical Report, Center for Reliable and High-Performance Computing, University of Illinois at Urbana-Champaign, CRHC-03-08 (also UILU-ENG-03-2217), August 2003..
-
(2003)
-
-
Lumetta, S.S.1
Mitra, S.2
-
9
-
-
0344408999
-
Test Compression-Roundtable
-
March-April
-
McCluskey, E.J., et al., "Test Compression-Roundtable," IEEE Design and Test of Computers, Vol. 20, Issue 2, pp. 76-87, March-April, 2003.
-
(2003)
IEEE Design and Test of Computers
, vol.20
, Issue.2
, pp. 76-87
-
-
McCluskey, E.J.1
-
10
-
-
0036443042
-
X-Compact: An Efficient Response Compaction Technique for Test Cost Reduction
-
Mitra, S., and K.S. Kim, "X-Compact: An Efficient Response Compaction Technique for Test Cost Reduction," Proc. Intl. Test Conf., pp. 311-320, 2002.
-
(2002)
Proc. Intl. Test Conf
, pp. 311-320
-
-
Mitra, S.1
Kim, K.S.2
-
11
-
-
0344982088
-
XMAX: X-Tolerant Architecture for Maximal Test Compression
-
Mitra, S., and K.S. Kim, "XMAX: X-Tolerant Architecture for Maximal Test Compression," Proc. Intl. Conf. Computer Design, pp. 311-320, 2003.
-
(2003)
Proc. Intl. Conf. Computer Design
, pp. 311-320
-
-
Mitra, S.1
Kim, K.S.2
-
12
-
-
1642273030
-
X-Compact: An Efficient Response Compaction Technique
-
March
-
Mitra, S., and K.S. Kim, "X-Compact: An Efficient Response Compaction Technique," IEEE Trans. Computer-Aided Design, Vol. 23, Issue 3, pp. 421-432, March 2004.
-
(2004)
IEEE Trans. Computer-Aided Design
, vol.23
, Issue.3
, pp. 421-432
-
-
Mitra, S.1
Kim, K.S.2
-
13
-
-
18144377450
-
X-Tolerant Signature Analysis
-
Mitra, S., S. Lumetta and M. Mitzenmacher, "X-Tolerant Signature Analysis," IEEE Intl. Test Conf., pp. 432-441, 2004.
-
(2004)
IEEE Intl. Test Conf
, pp. 432-441
-
-
Mitra, S.1
Lumetta, S.2
Mitzenmacher, M.3
-
14
-
-
15044363155
-
Robust System Design with Built-In Soft Error Resilience
-
Feb
-
Mitra, S., N. Seifert, M. Zhang, Q. Shi and K.S. Kim, "Robust System Design with Built-In Soft Error Resilience," IEEE Computer, Vol. 38, No. 2, pp. 43-52, Feb. 2005.
-
(2005)
IEEE Computer
, vol.38
, Issue.2
, pp. 43-52
-
-
Mitra, S.1
Seifert, N.2
Zhang, M.3
Shi, Q.4
Kim, K.S.5
-
15
-
-
33748512913
-
XPAND: An Efficient Test Stimulus Compression Technique
-
July, to appear
-
Mitra, S., and K.S. Kim, "XPAND: An Efficient Test Stimulus Compression Technique," IEEE Trans. Computers, Special Issue on Design and Test of Systems-on-a-Chip, July 2006, to appear.
-
(2006)
IEEE Trans. Computers, Special Issue on Design and Test of Systems-on-a-Chip
-
-
Mitra, S.1
Kim, K.S.2
-
18
-
-
0033905647
-
Dependable Computing and On-line Testing in Adaptive and Reconfigurable Systems
-
Jan-Mar
-
Saxena, N.R., et al., "Dependable Computing and On-line Testing in Adaptive and Reconfigurable Systems," IEEE Design and Test of Computers, pp. 29-41, Jan-Mar 2000.
-
(2000)
IEEE Design and Test of Computers
, pp. 29-41
-
-
Saxena, N.R.1
-
19
-
-
0033314330
-
S/390 Parallel Enterprise Server G5 Fault Tolerance
-
Sept./Nov
-
Spainhower, L., and T. A. Gregg, "S/390 Parallel Enterprise Server G5 Fault Tolerance," IBM Journal Research & Development, pp. 863-873, Sept./Nov. 1999.
-
(1999)
IBM Journal Research & Development
, pp. 863-873
-
-
Spainhower, L.1
Gregg, T.A.2
-
20
-
-
0036507790
-
Error Detection by Duplicated Instructions in Super-Scalar Processors
-
March
-
Oh, N., P.P. Shirvani and E.J. McCluskey, "Error Detection by Duplicated Instructions in Super-Scalar Processors," IEEE Trans. Reliability, pp. 63-75, March 2002.
-
(2002)
IEEE Trans. Reliability
, pp. 63-75
-
-
Oh, N.1
Shirvani, P.P.2
McCluskey, E.J.3
-
21
-
-
4544282186
-
Characterizing the Effects of Transient Faults on a High-Performance Processor Pipeline
-
Wang, N.J., et al., "Characterizing the Effects of Transient Faults on a High-Performance Processor Pipeline," Intl. Conf. Dependable Systems and Networks, pp. 61-70, 2004.
-
(2004)
Intl. Conf. Dependable Systems and Networks
, pp. 61-70
-
-
Wang, N.J.1
|