-
1
-
-
0033699979
-
An empirical three-dimensional crossover capacitance model for multilevel interconnect VLSI circuits
-
May
-
S.C. Wong, T.G.Y. Lee, D.J. Ma, and C.J. Chao, "An empirical three-dimensional crossover capacitance model for multilevel interconnect VLSI circuits," IEEE Trans. Semicond. Manuf., vol.13, no.2, pp.219-227, May 2000.
-
(2000)
IEEE Trans. Semicond. Manuf
, vol.13
, Issue.2
, pp. 219-227
-
-
Wong, S.C.1
Lee, T.G.Y.2
Ma, D.J.3
Chao, C.J.4
-
2
-
-
0011803699
-
Parasitic extraction: Current state of the art and future trends
-
May
-
W.H. Kao, C.Y. Lo, M. Basel, and R. Singh, "Parasitic extraction: Current state of the art and future trends," Proc. IEEE, vol.89, no.5, pp.729-739, May 2001.
-
(2001)
Proc. IEEE
, vol.89
, Issue.5
, pp. 729-739
-
-
Kao, W.H.1
Lo, C.Y.2
Basel, M.3
Singh, R.4
-
3
-
-
0036508438
-
Interconnect opportunities for gigascale integration
-
March/May
-
J.D. Meidl, J.A. Davis, P. Zarkesh-Ha, C.S. Patel, K.P. Martin, and P.A. Kohl, "Interconnect opportunities for gigascale integration," IBM J. Research & Development, vol.46, no.2/3, pp.245-263, March/May 2002.
-
(2002)
IBM J. Research & Development
, vol.46
, Issue.2-3
, pp. 245-263
-
-
Meidl, J.D.1
Davis, J.A.2
Zarkesh-Ha, P.3
Patel, C.S.4
Martin, K.P.5
Kohl, P.A.6
-
4
-
-
0042164618
-
A unified RLC model for high-speed on-chip interconnects
-
June
-
S.P. Sim, S. Krishnan, D.M. Petranovic, N.D. Arora, K. Lee, and C.Y. Yang, "A unified RLC model for high-speed on-chip interconnects," IEEE Trans. Electron Devices, vol.50, no.6, pp. 1501-1510, June 2003.
-
(2003)
IEEE Trans. Electron Devices
, vol.50
, Issue.6
, pp. 1501-1510
-
-
Sim, S.P.1
Krishnan, S.2
Petranovic, D.M.3
Arora, N.D.4
Lee, K.5
Yang, C.Y.6
-
5
-
-
27644567171
-
Sparse transformations and pre-conditioners for 3-D capacitance extraction
-
Sept
-
S. Yan, V. Sarin, and W.P. Shi, "Sparse transformations and pre-conditioners for 3-D capacitance extraction," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol.24, no.9, pp. 1420-1426, Sept. 2005.
-
(2005)
IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst
, vol.24
, Issue.9
, pp. 1420-1426
-
-
Yan, S.1
Sarin, V.2
Shi, W.P.3
-
6
-
-
23144459949
-
Parameter extraction for on-chip interconnects by double-image Green's function method combined with hierarchical algorithm
-
July
-
W.L. Dai, Z.F. Li, and J.F. Mao, "Parameter extraction for on-chip interconnects by double-image Green's function method combined with hierarchical algorithm," IEEE Trans. Microw. Theory Tech., vol.53, no.7, pp.2416-2423, July 2005.
-
(2005)
IEEE Trans. Microw. Theory Tech
, vol.53
, Issue.7
, pp. 2416-2423
-
-
Dai, W.L.1
Li, Z.F.2
Mao, J.F.3
-
7
-
-
0031647282
-
A novel modeling technique for efficiently computing 3-D capacitances of VLSI multilevel interconnections-BFEM
-
Jan
-
H.M. Hou, C.S. Sheen, and C.Y. Wu, "A novel modeling technique for efficiently computing 3-D capacitances of VLSI multilevel interconnections-BFEM, " IEEE Trans. Electron Device, vol.45, no.1, pp.200-205, Jan. 1998.
-
(1998)
IEEE Trans. Electron Device
, vol.45
, Issue.1
, pp. 200-205
-
-
Hou, H.M.1
Sheen, C.S.2
Wu, C.Y.3
-
8
-
-
0035482016
-
Exponential expansion for field computation and capacitance extraction
-
Oct
-
H.H. Pham and A. Nathan, "Exponential expansion for field computation and capacitance extraction," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol.48, no.10, pp.1911-1197, Oct. 2001.
-
(2001)
IEEE Trans. Circuits Syst. I, Fundam. Theory Appl
, vol.48
, Issue.10
, pp. 1911-1197
-
-
Pham, H.H.1
Nathan, A.2
-
9
-
-
0036494536
-
A fast hierarchical algorithm for three-dimensional capacitance extraction
-
March
-
W.P. Shi, J.G. Liu, N. Kakani, and T.J. Yu, "A fast hierarchical algorithm for three-dimensional capacitance extraction," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol.21, no.3, pp.330-336, March 2002.
-
(2002)
IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst
, vol.21
, Issue.3
, pp. 330-336
-
-
Shi, W.P.1
Liu, J.G.2
Kakani, N.3
Yu, T.J.4
-
10
-
-
0037250190
-
Fast capacitance extraction of actual 3-D VLSI interconnects using quasi-multiple medium accelerated BEM
-
Jan
-
W.J. Yu, Z.Y. Wang, and J.C. Gu, "Fast capacitance extraction of actual 3-D VLSI interconnects using quasi-multiple medium accelerated BEM," IEEE Trans. Microw. Theory Tech., vol.51, no.1, pp.109-119, Jan. 2003.
-
(2003)
IEEE Trans. Microw. Theory Tech
, vol.51
, Issue.1
, pp. 109-119
-
-
Yu, W.J.1
Wang, Z.Y.2
Gu, J.C.3
-
11
-
-
1242286113
-
Hierarchical block boundary-element method (HBBEM): A fast field solver for 3-D capacitance extraction
-
Jan
-
T.T. Lu, Z.Y. Wang, and W.J. Yu, "Hierarchical block boundary-element method (HBBEM): A fast field solver for 3-D capacitance extraction," IEEE Trans. Microw. Theory Tech., vol.52, no. 1, pp. 10-19, Jan. 2004.
-
(2004)
IEEE Trans. Microw. Theory Tech
, vol.52
, Issue.1
, pp. 10-19
-
-
Lu, T.T.1
Wang, Z.Y.2
Yu, W.J.3
-
12
-
-
1242286075
-
Parasitics extraction with multipole refinement
-
Feb
-
M.W. Beattie and L.T. Pilegg, "Parasitics extraction with multipole refinement," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol.23, no.2, pp.288-292, Feb. 2004.
-
(2004)
IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst
, vol.23
, Issue.2
, pp. 288-292
-
-
Beattie, M.W.1
Pilegg, L.T.2
-
13
-
-
0028495838
-
Characterization of high frequency interconnects using finite difference time domain and finite element methods
-
Sept
-
J.G. Yook, N.I. Dib, and L.P.B. Ratehi, "Characterization of high frequency interconnects using finite difference time domain and finite element methods," IEEE Trans. Microw. Theory Tech., vol.42, no.9, pp. 1727-1736, Sept. 1994.
-
(1994)
IEEE Trans. Microw. Theory Tech
, vol.42
, Issue.9
, pp. 1727-1736
-
-
Yook, J.G.1
Dib, N.I.2
Ratehi, L.P.B.3
-
14
-
-
2342630719
-
3-D capacitance extraction of IC interconnects using field solvers and homogenization technique
-
March
-
Z. Ren and C. Lage, "3-D capacitance extraction of IC interconnects using field solvers and homogenization technique," IEEE Trans. Magn., vol.40, no.2, pp.703-706, March 2004.
-
(2004)
IEEE Trans. Magn
, vol.40
, Issue.2
, pp. 703-706
-
-
Ren, Z.1
Lage, C.2
-
15
-
-
0031170082
-
A new finite-element solution for parameter extraction of multilayer and multiconductor interconnects
-
June
-
Y. Zhao and Y.Y. Wang, "A new finite-element solution for parameter extraction of multilayer and multiconductor interconnects," IEEE Microw. Guid. Wave Lett., vol.7, no.6, pp.156-158, June 1997.
-
(1997)
IEEE Microw. Guid. Wave Lett
, vol.7
, Issue.6
, pp. 156-158
-
-
Zhao, Y.1
Wang, Y.Y.2
-
16
-
-
0033896611
-
New formulas of interconnect capacitances based on results of conformal mapping method
-
Jan
-
F. Stellari and A.L. Lacaita, "New formulas of interconnect capacitances based on results of conformal mapping method," IEEE Trans. Electron Devices, vol.47, no.1, pp.222-231, Jan. 2000.
-
(2000)
IEEE Trans. Electron Devices
, vol.47
, Issue.1
, pp. 222-231
-
-
Stellari, F.1
Lacaita, A.L.2
-
17
-
-
0026626371
-
Multilevel metal capacitance models for CAD design synthesis systems
-
Jan
-
J.H. Chern, J. Huang, L. Arledge, P.C. Li, and P. Yang, "Multilevel metal capacitance models for CAD design synthesis systems," IEEE Electron Device Lett., vol.13, no.1, pp.32-34, Jan. 1992.
-
(1992)
IEEE Electron Device Lett
, vol.13
, Issue.1
, pp. 32-34
-
-
Chern, J.H.1
Huang, J.2
Arledge, L.3
Li, P.C.4
Yang, P.5
-
18
-
-
0036589345
-
Accurate closed-form expressions for the frequency-dependent line parameters of on-chip interconnects on lossy silicon substrate
-
May
-
A. Weisshaar, L. Hai, and A. Luoh, "Accurate closed-form expressions for the frequency-dependent line parameters of on-chip interconnects on lossy silicon substrate," IEEE Trans. Adv. Packag., vol.25, no.2, pp.288-296, May 2002.
-
(2002)
IEEE Trans. Adv. Packag
, vol.25
, Issue.2
, pp. 288-296
-
-
Weisshaar, A.1
Hai, L.2
Luoh, A.3
-
19
-
-
0029287757
-
Automatic generation of analytical models for interconnect capacitance
-
April
-
U. Choudury and A. Sangiovanni-Vincentelli, "Automatic generation of analytical models for interconnect capacitance," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol.14, no.4, pp.470-480, April 1995.
-
(1995)
IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst
, vol.14
, Issue.4
, pp. 470-480
-
-
Choudury, U.1
Sangiovanni-Vincentelli, A.2
-
20
-
-
0033888853
-
A new on-chip interconnect crosstalk model and experimental verification for CMOS VLSI circuit design
-
Jan
-
Y. Eo, W.R. Eisenstadt, J.Y. Jeong, and O.K. Kwon, "A new on-chip interconnect crosstalk model and experimental verification for CMOS VLSI circuit design," IEEE Trans. Electron Device, vol.47, no.1, pp. 129-140, Jan. 2000.
-
(2000)
IEEE Trans. Electron Device
, vol.47
, Issue.1
, pp. 129-140
-
-
Eo, Y.1
Eisenstadt, W.R.2
Jeong, J.Y.3
Kwon, O.K.4
-
21
-
-
0025505760
-
Asymptotic boundary conditions for finite element analysis of three-dimensional transmission line discontinuities
-
Oct
-
A. Khebir, A.B. Kouki, and R. Mittra, "Asymptotic boundary conditions for finite element analysis of three-dimensional transmission line discontinuities," IEEE Trans. Microw. Theory Tech., vol.38, no.10, pp.1427-1432, Oct. 1990.
-
(1990)
IEEE Trans. Microw. Theory Tech
, vol.38
, Issue.10
, pp. 1427-1432
-
-
Khebir, A.1
Kouki, A.B.2
Mittra, R.3
-
22
-
-
0020736972
-
Element-by-element implicit algorithms for heat conduction
-
March/April
-
T.J.R. Hughes, M.A.I. Levit, and J. Winget, "Element-by-element implicit algorithms for heat conduction," J. Eng. Meth., vol.109, no.2, pp.576-585, March/April 1983.
-
(1983)
J. Eng. Meth
, vol.109
, Issue.2
, pp. 576-585
-
-
Hughes, T.J.R.1
Levit, M.A.I.2
Winget, J.3
-
23
-
-
0020704341
-
An element-by-element solution algorithms for problems of structural and solid mechanics
-
Feb
-
T.J.R. Hughes, M.A.I. Levit, and J. Winget, "An element-by-element solution algorithms for problems of structural and solid mechanics," Comput. Methods Appl. Mech. Eng., vol.36, no.2, pp.214-254, Feb. 1983.
-
(1983)
Comput. Methods Appl. Mech. Eng
, vol.36
, Issue.2
, pp. 214-254
-
-
Hughes, T.J.R.1
Levit, M.A.I.2
Winget, J.3
-
24
-
-
0000135303
-
Method of conjugate gradients for solving linear systems
-
Dec
-
M.R. Hestenes and E. Stiefel, "Method of conjugate gradients for solving linear systems," J. Res. Nat. Standards, vol.49, pp.409-436, Dec. 1952.
-
(1952)
J. Res. Nat. Standards
, vol.49
, pp. 409-436
-
-
Hestenes, M.R.1
Stiefel, E.2
-
25
-
-
0002655630
-
On the method of conjugate gradients for the solution of large sparse systems of linear equations
-
Academic Press, New York
-
J.K. Reid, "On the method of conjugate gradients for the solution of large sparse systems of linear equations," Proc. Conf. on Large Sparse Set of Linear Equations, Academic Press, New York, 1971.
-
(1971)
Proc. Conf. on Large Sparse Set of Linear Equations
-
-
Reid, J.K.1
|