Hierarchical block boundary-element method (HBBEM): A fast field solver for 3-D capacitance extraction

IEEE Transactions on Microwave Theory and Techniques

Volumn 52, Issue 1 I, 2004, Pages 10-19

  Lu, Taotao ^a   Wang, Zeyi ^a   Yu, Wenjian ^a  

^a TSINGHUA UNIVERSITY   (China)

Author keywords

Boundary element method (BEM); Capacitance extraction; Hierarchical; Very large scale integration (VLSI)

Indexed keywords

BOUNDARY ELEMENT METHOD; COMPUTER SIMULATION; ELECTRIC CONDUCTORS; LAPLACE TRANSFORMS; MATRIX ALGEBRA; THREE DIMENSIONAL; VLSI CIRCUITS;

BOUNDARY CAPACITANCE MATRIX; HIERARCHICAL BLOCK BOUNDARY-ELEMENT METHOD; THREE-DIMENSIONAL CAPACITANCE EXTRACTION;

CAPACITANCE;

EID: 1242286113     PISSN: 00189480     EISSN: None     Source Type: Journal    
DOI: 10.1109/TMTT.2003.821228     Document Type: Article

References (27)

1. A. Premioli, "A new fast and accurate algorithm for the computation of microstrip capacitances," IEEE Trans. Microwave Theory Tech., MTT-23, 14, pp. 642-648, Aug. 1975.
2. B. Benedek, "Capacitance of a planar multiconductor configuration on a substrate by a mixed order finite-element method," IEEE Trans. Circuits Syst., vol. CAS-23, pp. 279-284, May 1976.
3. C. A. Brebbia, The Boundary Element Method for Engineers. London, U.K.: Pentech Press, 1978.
4. D. Korzec et al., "Device and parasitic oriented circuit extractor," in Proc. Int. Computer-Aided Design Conf., Rye, NY, 1987, pp. 430-433.
5. A. H. Zemanian, "A finite-difference procedure for the exterior problem inherent in capacitance computation for VLSI interconnects," IEEE Trans. Electron Devices, vol. 35, pp. 985-922, July 1988.
6. K. Nabors and J. White, "FastCap: A multipole-accelerated 3-D capacitance extraction program," IEEE Trans. Computer-Aided Design, vol. 10, pp. 1447-1459, Nov. 1991.
7. J. Chern et al., "Multilevel metal capacitance models for CAD design synthesis systems," IEEE Electron Device Lett., vol. 14, pp. 32-34, Jan. 1992.
8. M. Niewczas and A. Wojtasik, "Modeling of VLSI RC parasitics based on the network reduction algorithm," IEEE Trans. Computer-Aided Design, vol. 14, pp. 137-144, Feb. 1995.
9. M. Basel, "Accurate and efficient extraction of interconnect circuits for full-chip timing analysis," in WESCON Conf. Rec., Nov. 7-9, 1995, pp. 118-123.
10. U. Choudhury and S. Sangiovanni, "Automatic generation of analytical models for interconnect capacitances," IEEE Trans. Computer-Aided Design, vol. 14, pp. 470-480, Apr. 1995.
11. O. E. Akcasu et al., "'Net-an': A full three-dimensional parasitic interconnect distributed RLC extractor for large full chip applications," in Int. Electron Devices Meeting Tech. Dig., Dec. 10-13, 1995, pp. 495-498.
12. K. L. Shephard and V. Narayanan, "Noise in deep submicron digital design," in Proc. IEEE/ACM Int. Computer-Aided Design Conf., San Jose, CA, Nov. 1996, pp. 524-531.
13. N. D. Arora, K. V. Raol, R. Schumann, and L. M. Richardson, "Modeling and extraction of interconnect capacitances for multilayer VLSI circuits," IEEE Trans. Computer-Aided Design, vol. 15, pp. 58-67, Oct. 1996.
14. E. A. Dengi and R. A. Rohrer, "Hierarchical 2-D field solution for capacitance extraction for VLSI interconnect modeling," in Proc. Design Automation Conf., June 9-13, 1997, pp. 127-132.
15. R. B. Iverson and Y. L. Le Coz, "Methodology for full-chip extraction of interconnect capacitance using Monte Carlo-based field solvers," in Int. Simulation of Semiconductor Processes and Devices Conf., Sept. 8-10, 1997, pp. 117-120.
16. S. Y. Oh, K. Okasaki, J. Moll, O. S. Nakagawa, and N. Chang, "3D global interconnect parameter extractor for full-chip global critical path analysis," in IEEE Electrical Performance of Electronic Packaging Topical Meeting, Oct. 27-29, 1997, pp. 46-49.
17. W. Sun, W. W. M. Dai, and W. Hong, "Fast parameter extraction of general interconnects using geometry independent measured equation of invariance," IEEE Trans. Microwave Theory Tech., vol. 45, pp. 827-836, May 1997.
18. Z. Zhu, H. Ji, and W. Hong, "An efficient algorithm for the parameter extraction of 3-D interconnect structures in the VLSI circuits: Domain decomposition method," IEEE Trans. Microwave Theory Tech., vol. 45, pp. 1179-1184, Aug. 1997.
19. E. A. Dengi and R. A. Rohrer, "Boundary element method macromodels for 2-D hierarchical capacitance extraction," in Proc. Design Automation Conf., June 15-19, 1998, pp. 218-223.
20. E. A. Dengi, "A parasitic capacitance extraction method for VLSI interconnect modeling," Ph.D. dissertation, 1997.
21. W. Shi, J. Liu, N. Kakani, and T. Yu, "Fast hierarchical algorithm for 3-D capacitance extraction," in Proc. Design Automation Conf., June 15-19, 1998, pp. 212-217.
22. W. Hong et al., "A novel dimension-reduction technique for the capacitance extraction of 3-D VLSI interconnects," IEEE Trans. Microwave Theory Tech., vol. 46, pp. 1037-1044, Aug. 1998.
23. Z. Zhu and H. Wei, "A generalized algorithm for the capacitance extraction of 3-D VLSI interconnects," IEEE Trans. Microwave Theory Tech., vol. 47, pp. 2027-2030, Oct. 1999.
24. M. Bächtold et al. "System for full-chip and critical net parasitic extraction for ULSI interconnects using a fast 3-D field solver," IEEE Trans. Computer-Aided Design, vol. 19, pp. 325-338, Mar. 2000.
25. W. Yu, Z. Wang, and J. Gu, "Fast capacitance extraction of actual 3-D VLSI interconnects using quasi-multiple medium accelerated BEM," IEEE Trans. Microwave Theory Tech., vol. 51, pp. 109-119, Jan. 2003.
26. Manual of Raphael 2000.2, 2000.
27. Overall Technology Roadmap Characteristics Table, Semiconduct. Ind. Assoc., 2001.