-
1
-
-
0036721729
-
A novel fabrication process for polysilicon thin film transistors with source/drain contacts formed by deposition and lift-off of highly doped layers
-
M Cuscuna, A Bonfiglietti, R Carluccio, L Mariucci, F Mecarini, A Pecora, M. Stanizzi, A Valetta, and G Fortunato, "A novel fabrication process for polysilicon thin film transistors with source/drain contacts formed by deposition and lift-off of highly doped layers," Solid-State Electron 46, No. 9, 1351-1358 (2002).
-
(2002)
Solid-State Electron
, vol.46
, Issue.9
, pp. 1351-1358
-
-
Cuscuna, M.1
Bonfiglietti, A.2
Carluccio, R.3
Mariucci, L.4
Mecarini, F.5
Pecora, A.6
Stanizzi, M.7
Valetta, A.8
Fortunato, G.9
-
2
-
-
0037107058
-
2O vapor heat treatment used to fabricate poly-Si thin film transistors
-
Part2, 15, Sept
-
2O vapor heat treatment used to fabricate poly-Si thin film transistors," Jpn J Appl Phys 41, L974-L977, Part2, No. 9A/B (15, Sept. 2002).
-
(2002)
Jpn J Appl Phys
, vol.41
, Issue.9 A B
-
-
Watakabe, H.1
Sameshima, T.2
-
3
-
-
0024908311
-
High-performance TFTs fabricated by XeCl excimer laser annealing of hydrogenated amorphous-silicon film
-
Dec
-
K Sera, F Okumura, H Uchida, S Itoh, S Kaneko, and K Hotta, "High-performance TFTs fabricated by XeCl excimer laser annealing of hydrogenated amorphous-silicon film," IEEE Trans Electron Dev 36, No. 12 (Dec. 1989).
-
(1989)
IEEE Trans Electron Dev
, vol.36
, Issue.12
-
-
Sera, K.1
Okumura, F.2
Uchida, H.3
Itoh, S.4
Kaneko, S.5
Hotta, K.6
-
4
-
-
0025901945
-
Excimer-laser-annealed poly-Si TFTs for CMOS circuits
-
K Sera, H Asada, F Okumura, H Tanabe, K Nakamura, A Tada, and S Kaneko, "Excimer-laser-annealed poly-Si TFTs for CMOS circuits," SSDM '91, 590-592 (1991).
-
(1991)
SSDM '91
, pp. 590-592
-
-
Sera, K.1
Asada, H.2
Okumura, F.3
Tanabe, H.4
Nakamura, K.5
Tada, A.6
Kaneko, S.7
-
5
-
-
0025749747
-
C-MOS self-aligned low-temperature poly-Si TFTs fabricated by laser annealing of poly-Si films
-
T Hashizume, S Inoue, T Inami, T Nakazawa, I Yudasaka, and H Ohshima, "C-MOS self-aligned low-temperature poly-Si TFTs fabricated by laser annealing of poly-Si films," SSDM '91, 638-640 (1991).
-
(1991)
SSDM '91
, pp. 638-640
-
-
Hashizume, T.1
Inoue, S.2
Inami, T.3
Nakazawa, T.4
Yudasaka, I.5
Ohshima, H.6
-
6
-
-
54049106461
-
Very low temperature fabrication of poly-Si TFTs using infra-low pressure chemical vapor deposited (ILPCVD) poly-crystalline Si films
-
M Miyasaka, T Nakazawa, and H Ohshima, "Very low temperature fabrication of poly-Si TFTs using infra-low pressure chemical vapor deposited (ILPCVD) poly-crystalline Si films," IEDM '91, 559 (1991).
-
(1991)
IEDM '91
, pp. 559
-
-
Miyasaka, M.1
Nakazawa, T.2
Ohshima, H.3
-
7
-
-
0000403217
-
-
T W Little, K Takahara, H Koike, T Nakazawa, I Yudasaka, and II Ohshima, Low-temperature poly-Si TFTs using solid phase crystallization of very thin films and an electron cyclotron resonance chemical vapor deposition gate insulator, Jpn J Appl Phys, Part 1 30, No. 12B, 3724 (1991).
-
T W Little, K Takahara, H Koike, T Nakazawa, I Yudasaka, and II Ohshima, "Low-temperature poly-Si TFTs using solid phase crystallization of very thin films and an electron cyclotron resonance chemical vapor deposition gate insulator," Jpn J Appl Phys, Part 1 30, No. 12B, 3724 (1991).
-
-
-
-
8
-
-
84951214656
-
Nine five-in poly-Si TFT-LCD with new transistor configuration, SID
-
H Ohshima, T Nakazawa, T Shimobayashi, H Ishiguro, and S Morozumi, "Nine five-in poly-Si TFT-LCD with new transistor configuration," SID Symposium Digest Tech Papers 19, 408 (1988).
-
(1988)
Symposium Digest Tech Papers
, vol.19
, pp. 408
-
-
Ohshima, H.1
Nakazawa, T.2
Shimobayashi, T.3
Ishiguro, H.4
Morozumi, S.5
-
9
-
-
32244444439
-
Single area laser crystallization for the fabrication of bottom gate and top gate TFTs
-
T Harrer, S Maresch, T Merkle, E Lueder, M Stehle, D Zahorski, and C Prat, "Single area laser crystallization for the fabrication of bottom gate and top gate TFTs," Proc 19th IDRC, 57-60 (1999).
-
(1999)
Proc 19th IDRC
, pp. 57-60
-
-
Harrer, T.1
Maresch, S.2
Merkle, T.3
Lueder, E.4
Stehle, M.5
Zahorski, D.6
Prat, C.7
-
10
-
-
0036503239
-
A novel laser-processed self-aligned gate-overlapped LDD
-
March
-
C-W Lin, C-H Tseng, T-K Chang, C-W Lin, W-T Wang, and H-C Cheng, "A novel laser-processed self-aligned gate-overlapped LDD," IEEE Electron Dev Lett 23, No. 3 (March 2002).
-
(2002)
IEEE Electron Dev Lett
, vol.23
, Issue.3
-
-
Lin, C.-W.1
Tseng, C.-H.2
Chang, T.-K.3
Lin, C.-W.4
Wang, W.-T.5
Cheng, H.-C.6
-
11
-
-
2642574312
-
Incomplete laser annealing of ion doping damage at source/drain junctions of poly-Si thin-film transistors
-
K-C Park, W-J Nam, S-H Kang, and M-K Han, "Incomplete laser annealing of ion doping damage at source/drain junctions of poly-Si thin-film transistors," Electrochem Solid-State Lett 7, No. 6, G116-G118 (2004).
-
(2004)
Electrochem Solid-State Lett
, vol.7
, Issue.6
-
-
Park, K.-C.1
Nam, W.-J.2
Kang, S.-H.3
Han, M.-K.4
-
12
-
-
0033164973
-
Electrical characteristics of new structure tolerant to process misalignment
-
July
-
B-H Min and J Kanicki, "Electrical characteristics of new structure tolerant to process misalignment," IEEE Electron Dev Lett 20 No. 7, 335-337 (July 1999).
-
(1999)
IEEE Electron Dev Lett
, vol.20
, Issue.7
, pp. 335-337
-
-
Min, B.-H.1
Kanicki, J.2
-
13
-
-
0034453366
-
A new poly-Si TFT with selectively doped channel fabricated by novel excimer laser annealing
-
Jae-Hong Jeon, Min-Cheol Lee, Kee-Chan Park, SangHoon Jung, and Min-Koo Han, "A new poly-Si TFT with selectively doped channel fabricated by novel excimer laser annealing," IEDM, 213-216 (2000).
-
(2000)
IEDM
, vol.213-216
-
-
Jeon, J.-H.1
Lee, M.-C.2
Park, K.-C.3
Jung, S.4
Han, M.-K.5
-
14
-
-
0011180618
-
-
Ton van de Biggelaar, Nigel D Young, et al, Passive and active matrix addressed polymer light emitting diode displays, Proc SPIE 4295, 134-146 (2001).
-
Ton van de Biggelaar, Nigel D Young, et al, "Passive and active matrix addressed polymer light emitting diode displays," Proc SPIE 4295, 134-146 (2001).
-
-
-
|