High performance linear algebra operations on reconfigurable systems

Proceedings of the ACM/IEEE 2005 Supercomputing Conference, SC'05

Volumn 2005, Issue , 2005, Pages

  Zhuo, Ling ^a   Prasanna, Viktor K ^a  

^a University of Southern California ^*  (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH; DIGITAL LIBRARIES; FIELD PROGRAMMABLE GATE ARRAYS; MATHEMATICAL OPERATORS; MATRIX ALGEBRA; VECTORS;

FLOATING-POINT VALUES; MEMORY BANDWIDTH; RECONFIGURABLE SYSTEMS;

LINEAR ALGEBRA;

EID: 33845423995     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SC.2005.31     Document Type: Conference Paper

References (32)

1. AMD Core Math Library. http://developer.amd.com/acml.aspx.
2. R. Barrett, M. Berry, T. F. Chan, J. Demmel, J. Donato, J. Dongarra, V. Eijkhout, R. Pozo, C. Romine, and H. V. der Vorst. Templates for the Solution of Linear Systems: Building Blocks for Iterative Methods, 2nd Ed.. SIAM, 1994.
3. D. Benyamin, W. Luk, and J. Villasenor. Optimizing FPGA-based Vector Product Designs. In Proc. IEEE Symp. FPGAs for Custom Computing Machines (FCCM'99), pages 188-197, April 1999.
4. Cray Inc. Cray XD1 FPGA Development.
5. Cray Inc. http://www.cray.com/.
6. J. Dongarra, J. Bunch, C. Moler, and G. Stewart. UNPACK Users' Guide. Soc. for Industrial and Applied Math., 1979.
7. J. J. Dongarra, J. D. Croz, S. Hammarling, and I. Duff. A set of level 3 Basic Linear Algebra Subprograms. ACM Trans. Math. Software, 16(1):1-17, Mar. 1990.
8. Y. Dou, S. Vassiliadis, G. Kuzmanov, and G. Gaydadjiev. 64-bit Floating-Point FPGA Matrix Multiplication. In Proc. 13th Int'l Symp. Field Programmable Gate Arrays (FPGA'05), February 2005.
9. G. Govindu, R. Scrofano, and V. K. Prasanna. A Library of Parameterizable Floating-Point Cores for FPGAs and Their Application to Scientific Computing. In Proc. Int'l Conf. Eng. Reconfigurable Systems and Algorithms (ERSA'05), June 2005.
10. G. Govindu, L. Zhuo, S. Choi, and V. K. Prasanna. Analysis of High-Performance Floating-Point Arithmetic on FPGAs. In Proc. 11th Reconfigurable Architectures Workshop, April 2004.
11. J. Hong and H. Kung. I/O Complexity: The Red Blue Pebble Game. In Proc. ACM Symp. Theory of Computing, pages 326-333, May 1981.
12. Inst. of Electrical and Electronics Engineers. IEEE 754 Standard for Binary Floating-Point Arithmetic. IEEE, 1984.
13. Intel Corp. http://www.intel.com.
14. J. W. Jang, S. Choi, and V. K. Prasanna. Area and Time Efficient Implementation of Matrix Multiplication on FPGAs. In Proc. 1st IEEE Int'l Conf. Field Programmable Technology (FPT'02), December 2002.
15. P. M. Kogge. The Architecture of Pipelined Computers. Hemisphere Pub. Corp., 1981.
16. C. Lawson, R. Hanson, D. Kincaid, and F. Krogh. Basic Linear Algebra Subprograms for FORTRAN usage. ACM Trans. Math. Software, 5(3):308-323, 1979.
17. Mentor Graphics Corp. http://www.mentor.com/.
18. G. R. Morris and V. K. Prasanna. An FPGA-Based Floating-Point Jacobi Iterative Solver, submitted to 8th Int'l Symp. Parallel Architectures, Algorithms, and Networks, 2005.
19. G. R. Morris, L. Zhuo, and V. K. Prasanna. High-Performance FPGA-Based General Reduction Methods. In Proc. IEEE Symp. Field-Programmable Custom Computing Machines (FCCM'05), April 2005.
20. Nallatech. http://www.nallatech.com.
21. L. M. Ni and K. Hwang. Vector Reduction Methods for Arithmetic Pipelines. In Proc. 6th Int'l Symp. Computer Arithmetic, pages 144-150, June 1983.
22. W. H. Press, B. P. Flannery, S. A. Teukolsky, and W. T. Vetterling. Numerical Recipes in C: The Art of Scientific Computing. Cambridge Univ. Press, 1992.
23. R. Scrofano and V. K. Prasanna. Computing Lennard-Jones Potentials and Forces with Reconfigurable Hardware. In Proc. Int'l Conf. Eng. of Reconfigurable Systems and Algorithms (ERSA'04), pages 284-290, June 2004.
24. SRC Computers, Inc. http://www.srccomp.com/.
25. Starbridge Hypercomputers. http://www.starbridgesystems.com/products/ hardware.html.
26. K. D. Underwood and K. S. Hemmert. Closing the Gap: CPU and FPGA Trends in Sustainable Floating-Point BLAS Performance. In Proc. IEEE Symp. Field-Programmable Custom Computing Machines (FCCM'04), April 2004.
27. Xilinx Inc. http://www.xilinx.com.
28. L. Zhuo, G. R. Morris, and V. K. Prasanna. Designing Scalable FPGA-Based Reduction Circuits Using Pipelined Floating-Point Cores. In Proc. 12th Reconfigurable Architectures Workshop, April 2005.
29. L. Zhuo and V. K. Prasanna. High-Performance and Area-Efficient Reduction Circuits on FPGAs. unpublished report.
30. L. Zhuo and V. K. Prasanna. Scalable and Modular Algorithms for Floating-Point Matrix Multiplication on FPGAs. In Proc. 18th Int'l Parallel & Distributed Processing Symp. (IPDPS'04), New Mexico, USA, April 2004.
31. L. Zhuo and V. K. Prasanna. Design Tradeoffs for BLAS Operations on Reconfigurable Hardware. In Proc. 34th Int'l Conf. Parallel Processing (ICPP'05), Oslo, Norway, June 2005.
32. L. Zhuo and V. K. Prasanna. Sparse Matrix-Vector Multiplication on FPGAs. In Proc. 13th ACM. Int'l Symp. Field-Programmable Gate Arrays (FPGA'05), California, USA, February 2005.