Design tradeoffs for BLAS operations on reconfigurable hardware

Proceedings of the International Conference on Parallel Processing

Volumn 2005, Issue , 2005, Pages 78-88

  Zhuo, Ling ^a   Prasanna, Viktor K ^a  

^a University of Southern California ^*  (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH; COMPUTER SOFTWARE; FIELD PROGRAMMABLE GATE ARRAYS; LINEAR ALGEBRA; MATRIX ALGEBRA; NATURAL SCIENCES COMPUTING; NUMERICAL METHODS; OPTIMIZATION;

DESIGN TRADEOFFS; MATRIX MULTIPLY; SOFTWARE LIBRARIES; VECTOR PRODUCT;

COMPUTER HARDWARE;

EID: 33745127034     PISSN: 01903918     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICPP.2005.31     Document Type: Conference Paper

References (20)

1. D. Benyamin, W. Luk, and J. Villasenor. Optimizing FPGA-based Vector Product Designs. In Proc. of the IEEE Symposium on FPGAs for Custom Computing Machines, Napa Valley, CA, April 1999.
2. K. Compton and S. Hauck. Reconfigurable Computing: A Survey of Systems and Software. ACM Computing Surveys, 34(2):171-210, June 2002.
3. Cray Inc. http://www.cray.com/.
4. J. Dongarra, J. Bunch, C. Moler, and G. Stewart. LINPACK Users' Guide. Society for Industrial and Applied Mathematics. 1979.
5. Y. Dou, S. Vassiliadis, G. Kuzmanov, and G. Gaydadjiev. 64-bit Floating-Point FPGA Matrix Multiplication. In Proc. of the 13th International Symposium on Field Programmable Gate Arrays, California, USA, February 2005.
6. G. Govindu, L. Zhuo, S. Choi, and V. K. Prasanna. Analysis of High-Performance Floating-Point Arithmetic on FPGAs. In Proc. of the 11th Reconfigurable Architectures Workshop, New Mexico, USA, April 2004.
7. J. Hong and H. Kung. I/O Complexity: The Red Blue Pebble Game. In Proc. of ACM Symposium on Theory of Computing. Wisconsin, USA, May 1981.
8. Institute of Electrical and Electronics Engineers. IEEE 754 Standard for Binary Floating-Point Arithmetic. IEEE, 1984.
9. Intel, http://www.intel.com.
10. J. W. Jang, S. Choi, and V. K. Prasanna. Area and Time Efficient Implementation of Matrix Multiplication on FPGAs. In Proc. of The First IEEE International Conference on Field Programmable Technology, California, USA, December 2002.
11. C. Lawson, R. Hanson, D. Kincaid, and F. Krogh. Basic Einear Algebra Subprograms for FORTRAN usage. ACM Transaction on Mathematical Software, 5(3):308-323, 1979.
12. Mentor Graphics Corp. http://www.mentor.com/.
13. G. R. Morris, E. Zhuo, and V. K. Prasanna. High-Performance FPGA-Based General Reduction Methods. In Proc. of 10th IEEE Symposium on Field-Programmable Custom Computing Machines, April 2005.
14. R. Scrofano and V. K. Prasanna. Computing Lennard-Jones Potentials and Forces with Reconfigurable Hardware. In Proc. of International Conference on Engineering of Reconfigurable Systems and Algorithms, June 2004.
15. SRC Computers, Inc. http://www.srccomp.com/.
16. K. D. Underwood and K. S. Hemmert. Closing the Gap: CPU and FPGA Trends in Sustainable Floating-Point BEAS Performance. In Proc. of 2004 IEEE Symposium on Field-Programmable Custom Computing Machines, California, USA, April 2004.
17. R. C. Whaley, A. Petitet, and J. J. Dongarra. Automated empirical optimization of software and the ATLAS project. Parallel Computing, 27(1-2):3-35, 2001.
18. XilinxIncorporated, http://www.xilinx.com.
19. E. Zhuo, G. R. Morris, and V. K. Prasanna. Designing Scalable FPGA-Based Reduction Circuits Using Pipelined Floating-Point Cores. In Proc. of the 12th Reconfigurable Architectures Workshop, Colorado, USA, April 2005.
20. L. Zhuo and V. K. Prasanna. Scalable and Modular Algorithms for Floating-Point Matrix Multiplication on FPGAs. In Proc. of the 18th International Parallel & Distributed Processing Symposium, New Mexico, USA, April 2004.