메뉴 건너뛰기




Volumn , Issue , 2005, Pages 393-396

Global High-Speed Signaling in Nanometer CMOS

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; DIGITAL SIGNAL PROCESSING; ELECTRIC LINES; MICROPROCESSOR CHIPS; SIGNAL INTERFERENCE; STANDARDS;

EID: 34250694094     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASSCC.2005.251748     Document Type: Conference Paper
Times cited : (4)

References (7)
  • 2
    • 0036858569 scopus 로고    scopus 로고
    • The implementation of the Itanium 2 microprocessor
    • November
    • S. D. Naffziger, et al., "The implementation of the Itanium 2 microprocessor," IEEE Journal of Solid-State Circuits, pp. 1448-1460, November 2002.
    • (2002) IEEE Journal of Solid-State Circuits , pp. 1448-1460
    • Naffziger, S.D.1
  • 3
    • 0031145608 scopus 로고    scopus 로고
    • Simple modeling of coplanar waveguide on thick dielectric over lossy substrate
    • May
    • J. S. Ko, B. K. Kim, and K. Lee, "Simple modeling of coplanar waveguide on thick dielectric over lossy substrate," IEEE Trans. Electron Devices, vol. 44, pp. 856-861, May 1997.
    • (1997) IEEE Trans. Electron Devices , vol.44 , pp. 856-861
    • Ko, J.S.1    Kim, B.K.2    Lee, K.3
  • 4
  • 5
    • 0035473443 scopus 로고    scopus 로고
    • Exploiting CMOS reverse interconnect scaling in multigigahertz amplifier and oscillator design
    • October
    • B. Kleveland, C. H. Diaz, D. Vook, L. Madden, T. H. Lee, and S. S. Wong, "Exploiting CMOS reverse interconnect scaling in multigigahertz amplifier and oscillator design," IEEE Journal of Solid-State Circuits, vol. 36, issue. 10, pp. 1480-1488, October 2001.
    • (2001) IEEE Journal of Solid-State Circuits , vol.36 , Issue.10 , pp. 1480-1488
    • Kleveland, B.1    Diaz, C.H.2    Vook, D.3    Madden, L.4    Lee, T.H.5    Wong, S.S.6
  • 6
    • 0031639861 scopus 로고    scopus 로고
    • 50-GHz interconnect design in standard silicon technology
    • B. Kleveland, T. H. Lee and S. S. Wong, "50-GHz interconnect design in standard silicon technology," IEEE MTT-S Digest, pp. 1913-1916, 1998.
    • (1998) IEEE MTT-S Digest , pp. 1913-1916
    • Kleveland, B.1    Lee, T.H.2    Wong, S.S.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.