Selective code/data migration for reducing communication energy in embedded MpSoC architectures

Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI

Volumn 2006, Issue , 2006, Pages 386-391

  Ozturk, O ^a   Kandemir, M ^a   Son, S W ^a   Karakoy, M ^b  

^a PENNSYLVANIA STATE UNIVERSITY   (United States)

^b IMPERIAL COLLEGE LONDON   (United Kingdom)

Author keywords

Energy; Migration; MPSoC

Indexed keywords

CODES (SYMBOLS); DECISION MAKING; EMBEDDED SYSTEMS; ENERGY CONSERVATION; OPTIMIZATION; PARALLEL PROCESSING SYSTEMS; REQUIREMENTS ENGINEERING;

DATA MIGRATION STRATEGY; DATA PARTITIONING; INTERPROCESSOR COMMUNICATIONS; MULTIPLE COMMUNICATIONS;

MICROPROCESSOR CHIPS;

EID: 33750908923     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1127908.1127997     Document Type: Conference Paper

References (15)

1. A. Baghdadi, D. Lyonnard, N. Zergainoh, and A. Jerraya, An efficient architecture model for systematic design of application-specific multiprocessor SoC, In Proc. Design Automation and Test in Europe, Munich, March 2001.
2. Chip Multiprocessing.http://industry.java.sun.com/javanews/stories/ print/0,1797,32080,00.html
3. Chip Multiprocessing. ITWorld.Com,http://www.itworld.com/Comp/1092 /CWSTO54343/
4. M. Collin, R. Haukilahti, M. Nikitovic, and J. Adomat, SoCrates U″ A Multiprocessor SoC in 40 Days, In Proc. Design Automation and Test in Europe, Munich, March 2001.
5. F. Gharsalli, S. Meftali, F. Rousseau, and A. A. Jerraya, Automatic Generation of Embedded Memory Wrapper for Multiprocessor SoC. In Proc. of the 36th Design Automation Conference. New Orleans, Louisiana, 1999.
6. M. Kandemir, O. Ozturk, and M. Karakoy, Dynamic On-Chip Memory Management for Chip Multiprocessors, In Proc. of International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, Washington D.C., September 2004.
7. V. Krishnan and J. Torrellas, A Chip Multiprocessor Architecture with Speculative Multi-threading, IEEE Transactions on Computers, Special Issue on Multi-threaded Architecture, September 1999.
8. J. A. J. Leijten et al, PROPHID: A Heterogeneous Multi-Processor Architecture for Multimedia, In Proc. International Conference on Computer Design, 1997.
9. S. Meftali, F. Gharsalli, F. Rousseau, and A. A. Jerraya, An Optimal Memory Allocation for Application-Specific Multiprocessor System-on-Chip, In Proceedings of the International Symposium on Systems Synthesis, Montreal, Canada, 2001.
10. B. A. Nayfeh, L. Hammond, and K. Olukotun. Evaluating Alternatives for a Multiprocessor Microprocessor, In Proc. the 23rd International Symposium on Computer Architecture, Philadelphia, PA, May 1996.
11. K. Olukotun, B. A. Nayfeh, L. Hammond, K. Wilson, and K. Chang, The Case for a Single Chip Multiprocessor, In Proc. International Conference on Architectural Support for Programming Languages and Operating Systems, New York, 1996.
12. G. Reinman and N. P. Jouppi, CACTI 2.0: An Integrated Cache Timing and Power Model, Compaq, WRL, Research Report 2000/7, February 2000.
13. P. Schaumont, B. C. Lai, W. Qin, and I. Verbauwhede, Cooperative Multithreading on Embedded Multiprocessor Architectures Enables Energy-scalable Design, In Proc. the 42nd Design Automation Conference, Anaheim, CA, 2005.
14. Scali System Guide version 2.0, white paper. Scali Computer AS, www.scali.com, 2000.
15. W. Ye, N. Vijaykrishnan, M. Kandemir, and M. J. Irwin, The design and use of SimplePower: A cycle-accurate energy estimation tool, In Proc. Design Automation Conference, Los Angeles, CA, June 2000.