Cooperative multithreading on embedded multiprocessor architectures enables energy-scalable design

Proceedings - Design Automation Conference

Volumn , Issue , 2005, Pages 27-30

  Schaumont, Patrick ^a   Lai, Bo Cheng Charles ^a   Qin, Wei ^b   Verbauwhede, Ingrid ^a,c  

^a University of California   (United States)

^b BOSTON UNIVERSITY   (United States)

^c UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

Design; Performance

Indexed keywords

C (PROGRAMMING LANGUAGE); COMPUTER PROGRAMMING; COMPUTER SIMULATION; DESIGN; ELECTRIC POTENTIAL; EMBEDDED SYSTEMS; MULTIPROCESSING SYSTEMS; PERFORMANCE;

COOPERATIVE MULTITHREADING; EMBEDDED MULTIPROCESSOR ARCHITECTURES; ENERGY REDUCTION; ENERGY SAVINGS;

COMPUTER ARCHITECTURE;

EID: 27944480434     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/dac.2005.193767     Document Type: Conference Paper

References (18)

1. G. Andrews, "Concurrent programming - principles and practice", 102-105, Benjamin Cummings Publ. 1991.
2. A. Andrei, M/ Schmitz, P. Eles, Z. Peng, B. Al-hashimi, "Overhead-Conscious Voltage Selection for Dynamic and Leakage Energy Reduction of Time-Constrained Systems," Proc. DATE 2004, 518-523.
3. S. Eggers, J. Emer, H. Levy, J. Lo, R. Stamm, D. Tullsen, "Simultaneous multithreading: a platform for next-generation processors," IEEE Micro, 1997, 17(5): 12-19.
4. K. Flautner, S. Reinhardt, T. Mudge, "Automatic Performance Setting for Dynamic Voltage Scaling," Wireless networks, 2002, 8(5), 507-520.
5. M. Forsell, "A Scalable high-performance computing solution for networks on chips,", IEEE Micro, 2002, 22(5):46-55.
6. J. Goodacre, "Challenges in programming multiprocessor platforms," 4th International seminar on Application-Specific MPSOC, France, 2004.
7. J. Hennessy, D. Patterson, "Computer Architectures: A quantitative approach," Ch. 6.3, MKP Publishers, 2002.
8. A. Jerraya, W. Wolf, "Multiprocessor Systems-on-Chips," Morgan Kaufmann, Sept 2004, ISBN 0-12-385251-X.
9. R. Jejurikar, C. Pereira, R. Gupta, "Leakage aware dynamic voltage scaling for real-time embedded systems," Proc. DAC 2004:275-280.
10. J. Rabaey, "Power Management in Wireless SOCs," 4th International seminar on Application-Specific MPSOC, France, 2004.
11. D. Keppel, "Tools and Techniques for Building Fast Portable Threads Packages," UWCSE 93-05-06, U. Washington, 1993.
12. S. Martin, K. Flautner, T. Mudge, D. Blaauw, "Combined Dynamic Voltage Scaling and Adaptive Body Biasing for Lower Power Microprocessors under Dynamic Workloads," Proc. ICCAD 2002:721-725.
13. F. Petrot, P. Gomez, "Lightweight implementation of the POSIX Threads API for an On-chip MIPS Multiprocessor with VCI Interconnect," Proc. 2003 DATE:51-56.
14. J. Pouwelse, K. Langedoen, H. Sips, "Application-directed voltage scaling," IEEE Trans. on VLSI Systems, 11(5):812-826.
15. S. Yang, K. Sakiyama, I. Verbauwhede, "A compact and efficient fingerprint verification system for secure embedded systems," 37th Asilomar Conference, Nov 2003:2058-2062.
16. C. Ussery, "Method of generating application specific integrated circuits using a programmable hardware architecture," US. Pat. 6,075,935, 12/1/1997.
17. W. Qin, S. Malik. Flexible and Formal Modeling of Microprocessors with Application to Retargetable Simulation, 2003 Design Automation and Test in Europe, March 2003, 556-561.
18. P. Schaumont, I. Verbauwhede, "Interactive cosimulation with partial evaluation," 2004 Design Automation and Test in Europe, Fe-bruary 2004, 642-647.