An optimal memory allocation for application-specific multiprocessor system-on-chip

Proceedings of the International Symposium on System Synthesis

Volumn , Issue , 2001, Pages 19-24

  Meftali, S ^a   Gharsalli, F ^a   Rousseau, F ^a   Jerraya, A A ^a  

^a TIMA LABORATORY   (France)

Author keywords

Abstraction levels; Code transformation; Integer linear programming; Memory allocation; Multiprocessor SoC; Shared memory

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; CHIP SCALE PACKAGES; INTEGER PROGRAMMING; LINEAR PROGRAMMING; MULTIPROCESSING SYSTEMS; PACKET SWITCHING; ROUTERS;

SHARED MEMORY ARCHITECTURES;

STORAGE ALLOCATION (COMPUTER);

EID: 0034795227     PISSN: 10801820     EISSN: None     Source Type: Journal    
DOI: 10.1145/500001.500006     Document Type: Article

References (18)

1. Recent advances in memory consistency models for hardware shared memory systems
2. Adaptive protocols for software distributed shared memory
3. An efficient architecture model for systematic design of application-specific multiprocessor SoC
4. System level transformations for low power data transfer and storage
5. System-level memory optimization for hardware-software co-design
6. Automatic generation and targeting of application specific operating systems and embedded systems software
7. Cache-coherent distributed shared memory: Perspectives on its development and future challenges
8. 28.4G packet rooting switch
9. An optimal algorithm for global termination detection in shared-memory asynchronous multiprocessor systems
10. Allocation of multirate systems on multiprocessors with memory hierarchy modeling and optimization
11. Hardware/software co-synthesis with memory hierarchies
12. Automatic generation of application-specific architectures for heterogeneous multiprocessor system-on-chip
13. Distributed shared memory: Concepts and systems
14. Formalized methodology for data reuse exploration for low-power hierarchical memory mapping