Evaluation of SEU and crosstalk effects in network-on-chip switches

SBCCI 2006 - 19th Symposium on Integrated Circuits and Systems Design

Volumn 2006, Issue , 2006, Pages 202-207

  Frantz, Arthur Pereira ^a   Kastensmidt, Fernanda Lima ^a   Carro, Luigi ^a   Cota, Erika ^a  

^a FEDERAL UNIVERSITY OF RIO GRANDE DO SUL   (Brazil)

Author keywords

Crosstalk; Network on chip; Single event upset

Indexed keywords

COMPUTATIONAL COMPLEXITY; COMPUTER SIMULATION; CROSSTALK; FAILURE ANALYSIS; INTERCONNECTION NETWORKS; MICROPROCESSOR CHIPS; PACKET NETWORKS;

FAULT INJECTIONS; INTERCONNECTIONS; NETWORK ON CHIPS; SINGLE EVENT UPSET (SET);

SWITCHING SYSTEMS;

EID: 33750896428     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1150343.1150395     Document Type: Conference Paper

References (19)

1. Benini L.; Micheli. G. D.; "Networks on Chips: A New SoC Paradigm". IEEE Computer, Vol. 35, January, 2002, pp. 70-78.
2. Daily, W. J.; Towles, B.; "Route Packets, Not Wires: On-Chip Interconnection Networks". In: Design Automation Conference, 2001, Proceedings... pp. 684-689, 2001.
3. Duato, J.; Yalamanchili, S.; Ni, L.; Interconnection Networks: An Engineering Approach". IEEE Computer Society, Los Alamitos, CA 1997.
4. Murali, S.; Theocharides, T.; Vijaykrishnan, N.; Irwin, M.J.; Benini, L.; De Micheli, G.; "Analysis of error recovery schemes for networks on chips", IEEE Design & Test of Computers, Volume 22, Issue 5, Sept.-Oct. 2005, pp. 434-442.
5. Acquaviva, A.; Bogliolo, A.; "A Bottom-Up Approach to On-Chip Signal Integrity", Lecture Notes in Computer Science, Volume 2799, pp. 540-549, Jan 2003.
6. Nicolaidis, M.; "Design for soft error mitigation", IEEE Transactions on Device and Materials Reliability, Volume 5, Issue 3, Sept. 2005, pp. 405-418.
7. Kastensmidt, F., Carro, L., Reis, R.; Fault-Tolerance Techniques for SRAM-based FPGAs, Series: Frontiers in Electronic Testing, Springer, Vol. 32, 2006. 180 p.
8. Rossi, D.; Metra, C.; Nieuwland, A.K.; Katoch, A.; "Exploiting ECC redundancy to minimize crosstalk impact", IEEE Design & Test of Computers, Volume 22, Issue 1, Jan 2005, pp. 59-70.
9. Nieuwland, A.K.; Katoch, A.; Rossi, D.; Metra, C.; "Coding techniques for low switching noise in fault tolerant busses", In: 11th IEEE International On-Line Testing Symposium, 2005. Proceedings... pp. 183-189, 6-8 July 2005.
10. Bertozzi, D.; Benini, L.; De Micheli, G.; "Low power error resilient encoding for on-chip data buses", In: Design, Automation and Test in Europe Conference and Exhibition, 2002. Proceedings... pp. 102-109, 4-8 March 2002.
11. Lajolo, M.; "Bus guardians: an effective solution for online detection and correction of faults affecting system-on-chip buses", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Volume 9, Issue 6, Dec. 2001, pp. 974-982.
12. Tamhankar, R.R.; Murali, S.; De Micheli, G.; "Performance driven reliable link design for networks on chips", In: Asia and South Pacific Design Automation Conference, 2005. Proceedings... pp. 749-754, Volume 2, 18-21 Jan. 2005.
13. Marculescu, R.; "Networks-on-chip: the quest for on-chip fault-tolerant communication", 2003. In: IEEE Computer Society Annual Symposium on VLSI, 2003. Proceedings... pp. 8-12, 20-21 Feb. 2003.
14. Dumitras, T.; Kerner, S.; Marculescu, R.; "Towards on-chip fault-tolerant communication", In: Asia and South Pacific Design Automation Conference, 2003. Proceedings... pp. 225-232, 21-24 Jan. 2003.
15. Bertozzi, D.; Benini, L.; De Micheli, G.; "Error control schemes for on-chip communication links: the energy reliability tradeoff, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Volume 24, Issue 6, June 2005, pp. 818-831.
16. Perez, J.; Reorda, M.S.; Violante, M.; "Early, Accurate Dependability Analysis of CAN-Based Networked Systems", IEEE Design & Test of Computers, Volume 23, Issue 1, Jan. 2006.
17. Nicolaidis, M.; "Design for soft error mitigation", IEEE Transactions on Device and Materials Reliability, Volume 5, Issue 3, Sept. 2005.
18. Cuviello, M.; Dey, S.; Bai, X.; Zhao, Y.; "Fault modeling and simulation for crosstalk in system-on-chip interconnects", In: 1999 IEEE/ACM International conference on Computer-Aided Design. Digest of Technical Papers, pp. 297-303, 7-11 Nov. 1999.
19. Zeferino, C. A., Susin, A. A., "SoCIN: A Parametric and Scalable Network-on-Chip". In: 17th Symposium on Integrated Circuits and Systems (SBCCI), 2003. Proceedings... pp. 169-174, 2003.