A 1-tap 40-Gb/s look-Ahead decision feedback equalizer in 0.18-μm SiGe BiCMOS technology

IEEE Journal of Solid-State Circuits

Volumn 41, Issue 10, 2006, Pages 2224-2232

  Garg, Adesh ^a,b,c   Carusone, Anthony Chan ^a,b   Voinigescu, Sorin P ^a,b  

^a IEEE   (United States)

^b UNIVERSITY OF TORONTO   (Canada)

^c BROADCOM CORPORATION   (United States)

Author keywords

40 Gb s; Decision feedback equalizer; SiGe BiCMOS

Indexed keywords

40 GB/S; ANALOG DIFFERENTIAL VOLTAGE; SIGE BICMOS;

CMOS INTEGRATED CIRCUITS; COMPUTATIONAL COMPLEXITY; SEMICONDUCTING SILICON COMPOUNDS; VOLTAGE CONTROL;

DECISION FEEDBACK EQUALIZERS;

EID: 33749536071     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2006.878109     Document Type: Conference Paper

References (18)

1. F. Buchali and H. Bülow, "Adaptive PMD compensation by electrical and optical techniques," J. Lightw. Technol., vol. 22, no. 4, pp. 1116-1126, Apr. 2004.
2. J. Sewter and A. Chan Carusone, "A comparison of equalizers for compensating polarization-mode dispersion in 40-Gb/s optical systems," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), May 2005, pp. 1521-1524.
3. J. Sewter and A. Chan Carusone, "A 3-tap FIR filter with cascaded distributed tap amplifiers for equalization up to 40 Gb/s in 0.18-μm CMOS," IEEE J. Solid-State Circuits, vol. 41, no. 8, pp. 1919-1929, Aug. 2006.
4. A. Hazneci and S. P. Voinigescu, "A 49-Gb/s, 7-Tap transversal filter in 0.18-μm SiGe BiCMOS for backplane equalization," in IEEE CSIC Dig., Oct. 2004, pp. 101-104.
5. K. Krishna, D. A. Yokoyama-Martin, S. Wolfer, C. Jones, M. Loikkanen, J. Parker, R. Segelken, J. L. Sonntag, J. Stonick, S. Titus, and D. Weinlader, "A 0.6 to 9.6 Gb/s binary backplane transceiver core in 0.13 μm CMOS," in IEEE ISSCC Dig. Tech. Papers, Feb. 2005, pp. 64-65.
6. H. Bülow, F. Buchali, W. Baumert, R. Ballentin, and T. Wehren, "PMD mitigation at 10 Gb/s using linear and nonlinear integrated electronic equalizer circuits," Electron. Lett., vol. 36, no. 2, pp. 163-164, 2000.
7. D. McPherson, H. Tran, and P. Popescu, "A 10 Gb/s equalizer with integrated clock and data recovery for optical communication systems," Int. J. High Speed Electron. Syst., vol. 15, no. 3, pp. 525-548, Sep. 2005.
8. M. Nakamura, H. Nosaka, M. Ida, K. Lurishma, and M. Tokumitsu, "Electrical PMD equalizer ICs for a 40-Gbit/s transmission," in Proc. Optical Fiber Communication Conf., Feb. 2004, p. 3.
9. A. Garg, A. Chan Carusone, and S. P. Voinigescu, "A 1-tap 40-Gb/s look-ahead decision feedback equalizer in 0.18-μm SiGe BiCMOS technology," in IEEE Compound Semiconductor Integrated Circuits Symp. Tech. Dig., Nov. 2005, pp. 37-41.
10. S. Kasturia and J. H. Winters, "Techniques for high-speed implementation of nonlinear cancellation," IEEE J. Sel. Areas Commun., vol. 9, no. 5, pp. 711-717, Jun. 1991.
11. R. S. Kajley, P. J. Hurst, and J. E. C. Brown, "A mixed-signal decision-feedback equalizer that uses a look-ahead architecture," IEEE J. Solid-State Circuits, vol. 32, no. 3, pp. 450-459, Mar. 1997.
12. V. Stojanovic, A. Ho, B. Garlepp, F. Chen, J. Wei, E. Alon, C. Werner, J. Zerbe, and M. A. Horowitz, "Adaptive equalization and data recovery in dual-mode (PAM2/4) serial link transceiver," in Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2004, pp. 348-351.
13. H. Tran, F. Pera, D. S. McPherson, D. Viorel, and S. P. Voinigescu, "6 kΩ, 43 Gb/s differential transimpedance-limiting amplifier with autozero feedback and high dynamic range," in IEEE GaAs IC Symp. Tech. Dig., 2003, pp. 241-244.
14. S. Voinigescu, T. Dickson, T. Chalvatzis, A. Hazneci, E. Laskin, R. Beerkens, and I. Khalid, "Algorithmic design methodologies and design porting of wireline transceiver IC building blocks between technology nodes," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), Sep. 2005, pp. 111-118.
15. H. Rein and M. Moller, "Design considerations for very-high-speed Si-bipolar IC's operating up to 50 Gb/s," IEEE J. Solid-State Circuits, vol. 31, no. 8, pp. 1076-1090, Aug. 1996.
16. W. Fang, "Accurate analytical delay expressions for ECL and CML circuits and their applications to optimizing high-speed bipolar circuits," IEEE J. Solid-State Circuits, vol. 25, no. 2, pp. 572-583, Apr. 1990.
17. T. E. Collins, V. Manan, and S. I. Long, "Design analysis and circuit enhancements for high-speed bipolar flip-flops," IEEE J. Solid-State Circuits, vol. 40, no. 5, pp. 1166-1174, May 2005.
18. T. H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits. Cambridge, U.K.: Cambridge Univ. Press, 1998.