A 49-Gb/s, 7-Tap transversal filter in 0.18 μm SiGe BiCMOS for backplane equalization

Technical Digest - IEEE Compound Semiconductor Integrated Circuit Symposium, CSIC

Volumn , Issue , 2004, Pages 101-104

  Hazneci, Altan ^a   Voinigescu, Sorin P ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

40 Gb s; Equalizer; Gilbert cell; Microstrip; SiGe BiCMOS

Indexed keywords

BACKPLANE EQUALIZATION; BICMOS; GILBERT CELL; MICROSTRIPS; TRANSVERSAL FILTERS;

CMOS INTEGRATED CIRCUITS; ELECTRIC CONNECTORS; INTERSYMBOL INTERFERENCE; MICROSTRIP DEVICES; POWER SUPPLY CIRCUITS; PROBLEM ORIENTED LANGUAGES; SEMICONDUCTING SILICON COMPOUNDS;

EQUALIZERS;

EID: 21644443524     PISSN: 15508781     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CSICS.2004.1392502     Document Type: Conference Paper

References (8)

1. Buchali, F. et al., "Reduction of the Chromatic Dispersion Penalty at 10 Gbit/s by Integrated Electronic Equalizers," Proc. OFC, Vol.3, pp.268-270, March 2000.
2. Wu, H. et al., "Differential 4-tap and 7-tap Transverse Filters in SiGe for 10 Gb/s Multimode Fiber Optic Link Equalization," IEEE ISSCC Dig. of Tech. Papers, pp.180-181, Feb 2003.
3. Pelard, C. et al., "Multilevel Signaling and Equalization over Multimode Fiber at 10 Gbit/s," IEEE GaAs IC Symp. Dig. of Tech. Papers, pp.197-2000, Nov 2003.
4. Zhang, G. et al., "A BiCMOS 10Gb/s Adaptive cable Equalizer," IEEE ISSCC Dig. of Tech. Papers, pp.482-483, Feb 2004.
5. Tomita, Y. et al., "A 10Gb/s Receiver Equalizer and On-chip ISI Monitor in 0.11 μm CMOS," VLSI- Symposium, Dig. of Tech. Papers, pp.202-205, Jun 2004.
6. Nakamura, M. et al., "Electrical PMD equalizer ICs for a 40-Gbit/s transmission," paper TuG4, OFC 2004.
7. Racanelli, M. et al., "SiGe BiCMOS Technology for Communications Products," Proc. IEEE CICC, pp. 331-334 Oct 2003.
8. Dickson, T. O. et al., "A 2.5-V, 40Gb/s Decision Circuit Using SiGe BiCMOS Logic," IEEE VLSI- Symposium, Dig. of Tech. Papers, pp.206-209, Jun 2004.