메뉴 건너뛰기




Volumn , Issue , 2005, Pages 37-40

A 1-tap 40-Gbps look-ahead decision feedback equalizer in 0.18μm SiGe BiCMOS technology

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRIC CURRENTS; SEMICONDUCTING SILICON COMPOUNDS; VOLTAGE CONTROL;

EID: 30944450843     PISSN: 15508781     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper
Times cited : (10)

References (8)
  • 1
    • 67649099942 scopus 로고    scopus 로고
    • A comparison of equalizers for compensating polarization-mode dispersion in 40-Gb/s optical systems
    • May
    • J. Sewter and A. Chan Carusone, "A Comparison of Equalizers for Compensating Polarization-Mode Dispersion in 40-Gb/s Optical Systems," in IEEE Int. Symp. Circuits and Systems, May 2005.
    • (2005) IEEE Int. Symp. Circuits and Systems
    • Sewter, J.1    Carusone, A.C.2
  • 2
    • 2442503444 scopus 로고    scopus 로고
    • Adaptive PMD compensation by electrical and optical techniques
    • April
    • F. Buchali and H. Bülow, "Adaptive PMD Compensation by Electrical and Optical Techniques," IEEE/OSA Journal of Lightwave Technology. vol. 22, no. 4, pp. 1116-1126, April 2004.
    • (2004) IEEE/OSA Journal of Lightwave Technology , vol.22 , Issue.4 , pp. 1116-1126
    • Buchali, F.1    Bülow, H.2
  • 3
    • 33847153534 scopus 로고    scopus 로고
    • A 40 Gb/s transversal filter in 0.18μm CMOS using distributed amplifiers
    • Sept
    • J. Sewter and A. Chan Carusone, "A 40 Gb/s Transversal Filter in 0.18μm CMOS Using Distributed Amplifiers," in IEEE CICC, Sept 2005.
    • (2005) IEEE CICC
    • Sewter, J.1    Carusone, A.C.2
  • 4
    • 28144444841 scopus 로고    scopus 로고
    • A 0.6 to 9.6Gb/s binary backplane transceiver core in 0.13μm CMOS
    • no. 3.3, Feb
    • K. Krishna, et al., "A 0.6 to 9.6Gb/s Binary Backplane Transceiver Core in 0.13μm CMOS," in Proc. IEEE International Solid-State Circuits Conference, no. 3.3, Feb 2005, pp. 64-65.
    • (2005) Proc. IEEE International Solid-State Circuits Conference , pp. 64-65
    • Krishna, K.1
  • 5
    • 0343526899 scopus 로고    scopus 로고
    • PMD mitigation at 10Gb/s using linear and nonlinear integrated electronic equaliser circuits
    • H. Bülow, et al., "PMD mitigation at 10Gb/s using linear and nonlinear integrated electronic equaliser circuits," Electronics Letters, vol. 36, no. 2, pp. 163-164, 2000.
    • (2000) Electronics Letters , vol.36 , Issue.2 , pp. 163-164
    • Bülow, H.1
  • 6
    • 30944463276 scopus 로고    scopus 로고
    • Electrical PMD equalizer ICs for a 40-Gbit/s transmission
    • M. Nakamura, et al., "Electrical PMD equalizer ICs for a 40-Gbit/s transmission," in Proc. Optical Fiber Communication Conference, Feb. 2004, p. 3.
    • (2004) Proc. Optical Fiber Communication Conference , pp. 3
    • Nakamura, M.1
  • 7
    • 0026171346 scopus 로고
    • Techniques for high-speed implementation of nonlinear cancellation
    • June
    • S. Kasturia and J. H. Winters, "Techniques for high-speed implementation of nonlinear cancellation," IEEE Journal on Selected Areas in Communications, vol. 9, no. 5, pp. 711-717, June 1991.
    • (1991) IEEE Journal on Selected Areas in Communications , vol.9 , Issue.5 , pp. 711-717
    • Kasturia, S.1    Winters, J.H.2
  • 8
    • 33749523503 scopus 로고    scopus 로고
    • Algorithmic design methodologies and design porting of wireline transceiver IC building blocks between technology nodes
    • S. Voinigescu, et al., "Algorithmic Design Methodologies and Design Porting of Wireline Transceiver IC Building Blocks Between Technology Nodes," in Proc. IEEE CICC (Invited). 2005.
    • (2005) Proc. IEEE CICC (Invited)
    • Voinigescu, S.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.