Software-hardware cooperative memory disambiguation

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn 2006, Issue , 2006, Pages 248-257

  Huang, Ruke ^a   Garg, Alok ^a   Huang, Michael ^a  

^a University of Rochester   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

LOAD INSTRUCTIONS; OFF-LINE ANALYSIS; PROCESSOR CLOCK SPEED;

COMPUTER HARDWARE; COMPUTER SOFTWARE; DIGITAL ARITHMETIC; ENERGY EFFICIENCY; MICROPROCESSOR CHIPS; QUEUEING NETWORKS; REDUCED INSTRUCTION SET COMPUTING;

DATA STORAGE EQUIPMENT;

EID: 33748871677     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2006.1598133     Document Type: Conference Paper

References (28)

1. V. Adve, C. Lattner, M. Brukman, A. Shukla, and B. Gaeke. LLVA: A Low-level Virtual Instruction Set Architecture. In International Symposium on Microarchitecture, pages 205-216, San Diego, California, December 2003.
2. H. Akkary, R. Rajwar, and S. Srinivasan. Checkpoint Processing and Recovery: Towards Scalable Large Instruction Window Processors. In International Symposium on Microarchitecture, pages 423-434, San Diego, California, December 2003.
3. R. Balasubramonian, D. Albonesi, A. Buyuktosunoglu, and S. Dwarkadas. Memory Hierarchy Reconfiguration for Energy and Performance in General-Purpose Processor Architectures. In International Symposium on Microarchitecture, pages 245-257, Monterey, California, December 2000.
4. L. Baugh and C. Zilles. Decomposing the Load-Store Queue by Function for Power Reduction and Scalability. In Watson Conference on Interaction between Architecture, Circuits, and Compilers, Yorktown Heights, New York, October 2004.
5. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A Framework for ArchitecturalLevel Power Analysis and Optimizations. In International Symposium on Computer Architecture, pages 83-94, Vancouver, Canada, June 2000.
6. D. Burger and T. Austin. The SimpleScalar Tool Set, Version 2.0. Technical report 1342, Computer Sciences Department, University of Wisconsin-Madison, June 1997.
7. H. Cain and M. Lipasti. Memory Ordering: A Value-based Approach. In International Symposium on Computer Architecture, pages 90-101, Munich, Germany, June 2004.
8. A. Chernoff, M. Herdeg, R. Hookway, C. Reeve, N. Rubin, T. Tye, S. Yadavalli, and J. Yates. FX:32: A Profile-Directed Binary Translator. IEEE Micro, 18(2):56-64, March/April 1998.
9. G. Chrysos and J. Emer. Memory Dependence Prediction Using Store Sets. In International Symposium on Computer Architecture, pages 142 -153, Barcelona, Spain, June-July 1998.
10. Compaq Computer Corporation. Alpha 21264/EV6 Microprocessor Hardware Reference Manual, September 2000. Order number: DS-0027B-TE.
11. A. Gandhi, H. Akkary, R. Rajwar, S. Srinivasan, and K. Lai. Scalable Load and Store Processing in Latency Tolerant Processors. In International Symposium on Computer Architecture, Madison, Wisconsin, June 2005.
12. A. Garg, R. Huang, and M. Huang. Implementing Software-Hardware Cooperative Memory Disambiguation. Technical report, Electrical & Computer Engineering Department, University of Rochester, December 2005.
13. A. Huang, G. Slavenburg, and J. Shen. Speculative Disambiguation: A Compilation Technique for Dynamic Memory Disambiguation. In International Symposium on Computer Architecture, pages 200-210, Chicago, Illinois, April 1994.
14. W. Hwu, S. Mahlke, W. Chen, P. Chang, N. Warter, R. Bringmann, R. Ouellette, R. Hank, T. Kiyohara, G. Haab, J. Holm, and D. Lavery. The Superblock: An Effective Technique for VLIW and Superscalar Compilation. Journal of Super-computing, pages 229-248, 1993.
15. A. Klaiber. The Technology Behind Crusoe™Processors. Technical Report, Transmeta Corporation, January 2000.
16. A. Lebeck, J. Koppanalil, T. Li, J. Patwardhan, and E. Rotenberg. A Large, Fast Instruction Window for Tolerating Cache Misses. In International Symposium on Computer Architecture, pages 59-70, Anchorage, Alaska, May 2002.
17. A. Moshovos, S. Breach, T. Vijaykumar, and G. Sohi. Dynamic Speculation and Synchronization of Data Dependences. In International Symposium on Computer Architecture, pages 181-193, Denver Colorado, June 1997.
18. A. Moshovos and G. Sohi. Streamlining Inter-operation Memory Communication via Data Dependence Prediction. In International Symposium on Microarchitecture, pages 235-245, Research Triangle Park, North Carolina, December 1997.
19. A. Moshovos and G. Sohi. Memory Dependence Speculation Tradeoffs in Centralized, Continuous-Window Superscalar Processors. In International Symposium on High-Performance Computer Architecture, pages 301-312, Toulouse, France, January 2000.
20. R. Muth, S. Debray, S. Watterson, and K. De Bosschere. alto: A Link-Time Optimizer for the Compaq Alpha. Software: Practices and Experience, 31(1):67-101, January 2001.
21. I. Park, C. Ooi, and T. Vijaykumar. Reducing Design Complexity of the Load/Store Queue. In International Symposium on Microarchitecture, pages 411-422, San Diego, California, December 2003.
22. W. Pugh. The Omega Test: a Fast and Practical Integer Programming Algorithm for Dependence Analysis. Communications of the ACM, 35(8):102-114, August 1992.
23. A. Roth. A High-Bandwidth Load-Store Unit for Single- and Multi- Threaded Processors. Technical Report (CIS), Development of Computer and Information Science, University of Pennsylvania, September 2004.
24. A. Roth. Store Vulnerability Window (SVW): Re-Execution Filtering for Enhanced Load Optimization. In International Symposium on Computer Architecture, Madison, Wisconsin, June 2005.
25. S. Sethumadhavan, R. Desikan, D. Burger, C. Moore, and S. Keckler. Scalable Hardware Memory Disambiguation for High ILP Processors. In International Symposium on Microarchitecture, pages 399-410, San Diego, California, December 2003.
26. J. Tendler, J. Dodson, J. Fields, H. Le, and B. Sinharoy. POWER4 System Microarchitecture. IBM Journal of Research and Development,46(1):5-25, January 2002.
27. E. Torres, P. Ibanez, V. Vinals, and J. Llaberia. Store Buffer Design in First-Level Multibanked Data Caches. In International Symposium on Computer Architecture, Madison, Wisconsin, June 2005.
28. E. Witchel, S. Larsen, C. Ananian, and K. Asanovic. Direct Addressed Caches for Reduced Power Consumption. In International Symposium on Microarchitecture, pages 124-133, Austin, Texas, December 2001.