Memory ordering: A value-based approach

Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA

Volumn 31, Issue , 2004, Pages 90-101

  Cain, Harold W ^a   Lipasti, Mikko H ^b  

^a University of Wisconsin Madison   (United States)

^b University of Wisconsin Madison   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

FIFO; INSTRCUTIONS-PER-CYCLE (IPC); LSQ; VALUE-BASED DESIGN;

COMPUTER AIDED MANUFACTURING; COMPUTER ARCHITECTURE; COMPUTER HARDWARE; ENERGY EFFICIENCY; ENERGY UTILIZATION; FEEDBACK; HEURISTIC METHODS; LOGIC DESIGN; NATURAL FREQUENCIES;

PROGRAM PROCESSORS;

EID: 4644289583     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (26)

1. H. Akkary, R. Rajwar, and S. T. Srinivasan. "Checkpoint processing and recovery: Towards scalable large instruction window processors." In Proc. of the 36th Intl. Symp. on Microarchitecture, December 2003.
2. A. Alameldeen and D. Wood. "Variability in architectural simulations of multi-threaded workloads." In Proc. of the Ninth Intl. Symp. on High Performance Computer Architecture, February 2003.
3. T. Austin. "DIVA: A reliable substrate for deep submicron microarchitecture design." In Proc. of the 32nd Intl. Symp. on Microarchitecture, pages 196-207, Haifa, Israel, November 1999.
4. H. W. Cain, K. M. Lepak, B. A. Schwartz, and M. H. Lipasti. "Precise and accurate processor simulation." In Proc. of the Workshop on Computer Architecture Evaluation using Commercial Workloads, February 2002.
5. A. Charlesworth, A. Phelps, R. Williams, and G. Gilbert. "Gigaplane-XB: extending the ultra enterprise family." In Proceedings of Hot Interconnects V, pages 97-112, August 1997.
6. G. Z. Chrysos and J. S. Emer. "Memory dependence prediction using store sets." In Proc. of the 25th Intl. Symp. on Computer architecture, pages 142-153. IEEE Press, 1998.
7. Compaq Computer Corporation, Shrewsbury, Massachusetts. 21264/EV68CB and 21264/EV68DC Hardware Reference Manual, 1.1 edition, June 2001.
8. A. Condon and A. J. Hu. "Automatable verification of sequential consistency." In Proc. of the 13th Symp. on Parallel Algorithms and Architectures, January 2001.
9. K. Gharachorloo, A. Gupta, and J. Hennessy. "Two techniques to enhance the performance of memory consistency models." In Proc. of the 1991 Intl. Conf. on Parallel Processing, pages 355-364, August 1991.
10. Intel Corporation. Pentium Pro Family Developers Manual, Volume 3: Operating System Writers Manual, Jan. 1996.
11. T. Keller, A. Maynard, R. Simpson, and P. Bohrer. "Simos-ppc full system simulator." http://www.cs.utexas.edu/users/cart/simOS.
12. A. KleinOsowski and D. J. Lilja. "Minnespec: A new SPEC benchmark workload for simulation-based computer architecture research." Computer Architecure Letters, 1, June 2002.
13. A. Landin, E. Hagersten, and S. Haridi. "Race-free interconnection networks and multiprocessor consistency." In Proc. of the 18th Intl. Symp. on Comp. Architecture, 1991.
14. K. M. Lepak and M. H. Lipasti. "On the value locality of store instructions." In Proceedings of the 27th International Symposium on Computer Architecture, pages 182-191, Vancouver, BC, June 2000.
15. M. M. K. Martin, D. J. Sorin, H. W. Cain, M. D. Hill, and M. H. Lipasti. "Correctly implementing value prediction in microprocessors that support multithreading or multiprocessing." In Proc. of the 34th Intl. Symp. on Microarchitecture, pages 328-337, December 2001.
16. J. F. Martinez, J. Renau, M. C. Huang, M. Prvulovic, and J. Torrellas. "Cherry: checkpointed early resource recycling in out-of-order microprocessors." In Proceedings of the 35th annual Intl. Symp. on Microarchitecture, pages 3-14, November, 2002.
17. S. Onder and R. Gupta. "Dynamic memory disambiguation in the presence of out-of-order store issuing." In Proc. of the 32nd Intl. Symp. on Microarchitecture, November 1999.
18. I. Park, C.-L. Ooi, and T. N. Vijaykumar. "Reducing design complexity of the load-store queue." In Proc. of the 36th Intl. Symp. on Microarchitecture, December 2003.
19. D. Ponomarev, G. Kucuk, and K. Ghose. "Reducing power requirements of instruction scheduling through dynamic allocation of multiple datapath resources." In Proc. of the 34th Intl. Symp. on Microarchitecture, December 2001.
20. M. Rosenblum, S. Herrod, E. Witchel, and A. Gupta. "Complete computer simulation: the simos approach." IEEE Parallel and Distributed Technology, 3(4):34-43, 1995.
21. S. Sethumadhavan, R. Desikan, D. Burger, C. R. Moore, and S. W. Keckler. "Scalable hardware memory disambiguation for high-ilp processors." In Proc. of the 36th Intl. Symp. on Microarchitecture, December 2003.
22. P. Shivakumar and N. P. Jouppi. "Cacti 3.0: An integrated cache timing, power, and area model." Technical Report 2001/2, Compaq Western Research Lab Research Report, 2001.
23. J.M. Tendler, S. Dodson, S. Fields, H. Le, and B. Sinharoy. "POWER4 system microarchitecture." Technical white paper, IBM Server Group, October 2001.
24. S. Woo, M. Ohara, E. Torrie, J. Singh, and A. Gupta. "The SPLASH2 programs: Characterization and methodological considerations." In Proceedings of the 22nd International Symposium on Computer Architecture, pages 24-36, June 1995.
25. K. C. Yeager. "The MIPS R10000 superscalar microprocessor." IEEE Micro, 16(2):28-40, April 1996.
26. A. Yoaz, R. Ronen, R. S. Chappell, and Y. Almog. "Silence is golden?" In Work-in-progress workshop of the 7th International Symposium on High-Performance Computer Architecture, January 2001.