PowerViP: SoC power estimation framework at transaction level

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 2006, Issue , 2006, Pages 551-558

  Lee, Ikhwan ^a   Kim, Hyunsuk ^a   Yang, Peng ^a   Yoo, Sungjoo ^a   Chung, Eui Young ^b   Choi, Kyu Myung ^a   Kong, Jeong Taek ^a   Eo, Soo Kwan ^a  

^a SAMSUNG Electronics   (South Korea)

^b Yonsei University   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; MATHEMATICAL MODELS; POWER SUPPLY CIRCUITS;

IP BLOCKS; SOC DESIGN; SYSTEM-LEVEL POWER PROFILE;

ELECTRIC POWER SYSTEMS;

EID: 33748628807     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (19)

1. M. Lajolo, A. Raghunathan, S. Dey, and L. Lavagno, "Cosimulation- based power estimation for system-on-chip design," IEEE Trans. on VLSI Systems, vol. 10, no. 3, pp. 253-266, 2002.
2. Samsung Electronics, "Samsung's ViP design methodology reduces SoC design time up to 40 percent," http://www.samsung.com/Products/ Semiconductor/News/SvstemL SI/SvstemLSI_20040914_0000069677.htm.
3. N. Bansal, K. Lahiri, A. Raghunathan, and S. T. Chakradhar, "Power Monitors: a framework for system-level power estimation using heterogeneous power models," in Proc. Int. Conf. on VLSI Design, 2005, pp. 579-585.
4. V. Tiwari, S. Malik, and A. Wolfe, "Power analysis of embedded software: a first step towards software power minimization," IEEE Trans. on VLSI systems, vol. 2, no. 4, pp. 437-445, 1994.
5. D. Brooks, V. Tiwari, and M. Martonosi, "Wattch: a framework for architectural-level power analysis and optimizations," in Proc. ISCA, 2000, pp. 83-94.
6. W. Ye, N. Vijaykrishnan, M. Kandemir, and M. J. Irwin, "The design and use of SimplePower: a cycle-accurate energy estimation tool," in Proc. DAC, 2000, pp. 340-345.
7. G. Gontreras, M. Martonosi, J. Peng, R. Ju, and G.-Y. Lueh, "XTREM: a power simulator for the Intel XScale® core," in Proc. LCTES, 2004, pp. 115-125.
8. A. Sinha and A. Chandrakasan, "JouleTrack: a web based tool for software energy profiling," in Proc. DAC, 2001, pp. 220-225.
9. J. Y. Chen, W. B. Jone, J. S. Wang, H.-I. Lu, and T. F. Chen, "Segmented bus design for low power," IEEE Trans. on VLSI systems, vol. 7, no. 1, pp. 25-29, 1999.
10. C.-T. Hsieh and M. Pedram, "Architectural power optimization by bus splitting," IEEE Trans. Computer Aided Design, vol. 21, no. 4, pp. 408-414, 2002.
11. P. P. Sotiriadis and A. P. Chandrakasan, "A bus energy model for deep submicron technology," IEEE Trans, on VLSI systems, vol. 10, no. 3, pp. 341-350, 2002.
12. L. Benini, A. Macii, M. Poncino, and R. Scarsi, "Architecture and synthesis algorithm for power-efficient bus interfaces," IEEE Trans. Computer Aided Design, vol. 19, no. 9, pp. 969-980, 2000.
13. M. Caldari et al., "System-level power analysis methodology applied to the AMBA bus," in Proc. DATE, 2003, pp. 32-37.
14. U. Neffe et al., "Energy estimation based on hierarchical bus models for power-aware smart card," in Proc. DATE, 2004, pp. 300-305.
15. A. Bona, V. Zaccaria, and R. Zafalon, "System level power modeling and simulation of high-end industrial network-on-chip," in Proc. DATE, 2004, pp. 318-323.
16. K. Lahiri and A. Raghunathan, "Power analysis of system-level on-chip communication architectures," in Proc. CODES+ISSS, 2004, pp. 236-241.
17. S. Ravi, A. Raghunathan, and S. Chakradhar, "Efficient RTL power estimation for large designs," in Proc. Int. Conf. on VLSI Design, 2003, pp. 431-439.
18. Micron Technology, "Calculating DDR memory system power" http://www.micron.com/products/dram/ddrsdram/technote.html.
19. R. Kumar, V. Zyuban, and D. Tullsen, "Interconnections in multi-core architectures: understanding mechanisms, overheads and scaling", in Proc. ISCA, 2005, pp. 408-419.