메뉴 건너뛰기




Volumn , Issue , 2004, Pages 300-305

Energy estimation based on hierarchical bus models for power-aware smart cards

Author keywords

[No Author keywords available]

Indexed keywords

DIFFERENTIAL POWER ANALYSIS (DPA); ENERGY ESTIMATION; REGISTER-TRANSFER-LEVEL (RTL); SIMPLE POWER ANALYSIS (SPA);

EID: 3042520667     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2004.1269254     Document Type: Conference Paper
Times cited : (2)

References (10)
  • 1
    • 0035425543 scopus 로고    scopus 로고
    • Evaluating power consumption of parametrized cache and bus architectures in system-on-a-chip designs
    • IEEE Transactions on
    • T.D. Givargis, F. Vahid, J. Henkel, "Evaluating Power Consumption of Parametrized Cache and Bus Architectures in System-on-a-Chip Designs", Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, 2001.
    • (2001) Very Large Scale Integration (VLSI) Systems
    • Givargis, T.D.1    Vahid, F.2    Henkel, J.3
  • 10
    • 3042526562 scopus 로고    scopus 로고
    • Eindhoven, The Netherlands
    • Philips Electronic Design & Tools, "Diesel 2.6 User Manual", Eindhoven, The Netherlands, 2001.
    • (2001) Diesel 2.6 User Manual


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.