A novel clock distribution and dynamic de-skewing methodology

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2004, Pages 626-631

  Kapoor, Arjun ^b   Jayakumar, Nikhil ^a   Khatri, Sunil P ^a  

^a TEXAS A AND M UNIVERSITY   (United States)

^b UNIVERSITY OF COLORADO   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BUFFERS; CLOCK DISTRIBUTION; CLOCK SKEW; DE-SKEWING;

BUFFER CIRCUITS; ELECTRIC POWER DISTRIBUTION; INTERCONNECTION NETWORKS; SIGNAL PROCESSING; TREES (MATHEMATICS); VLSI CIRCUITS;

TIMING CIRCUITS;

EID: 16244417469     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (13)

1. E. G. Friedman, "Clock distribution networks in vlsi circuits and systems? IEEE Press., pp. 1-36, 1995.
2. P. J. Restle and A. Deutsch, "Designing the best clock distribution network," in 1998 Symposium on VLSI Circuits, June 1998.
3. Ramanathan, Dupont, and Shin, "Clock distribution in general VLSI circuits," IEEETCS: IEEE Transactions on Circuits and Systems, vol. 41, 1994.
4. J. Rabaey, Digital Integrated Circuits: A Design Perspective. Prentice Hall Electronics and VLSI Series, Prentice Hall, 1996.
5. P. Zarkesh-Ha, T. Mule, and J. D. Meindl, "Characterization and modelling of clock skew with process variation," in IEEE 1999 Custom Integrated Circuits Conference, 1999.
6. C. E. Dike, N. A. Kurd, P. Patra, and J. Barkatuflah, "A design for digital, dynamic clock deskew," in 2003 Symposium on VLSI Circuits, pp. 12-14, June 2003.
7. G. Geannopoulos and X. Dai, "An adaptive digital deskewing circuit for clock distribution networks," in 45th IEEE International Solid-State Circuits Conference, pp. 400-401, Feb 1998.
8. H. B. et al, "A symmetric clock distribution tree and optimized high speed interconnections for reduced clock skew in ulsi and wsi circuits," in IEEE Int'l Conf. Computer Design, pp. 118-122, Oct 1986.
9. L. Nagel, "Spice: A computer program to simulate computer circuits," in University of California, Berkeley UCB/ERL Memo MS 20, May 1995.
10. "Physical Design Modelling and Verification Project (SPACE Project)." http://cas.et.tudelft.nl/research/space/html.
11. S. Khatri, R. Brayton, and A. Sangiovanni-Vincentelli, Crow-Talk Noise Immune VLSI design using regular layout Fabrics. Kluwer Academic Publishers, 2001. ISBN 0-7923-7407-X.
12. C. Duan, A. Tirumala, and S. Khatri, "Analysis and avoidance of cross-talk in on-chip buses," in Hot Interconnects 9, (Stanford, CA), pp. 133-138, Aug 2001.
13. "BSIM3 Homepage." http://www-device.eecs.berkeley.edu/~bsim3/ intro.html.