Variability-driven buffer insertion considering correlations

Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

Volumn 2005, Issue , 2005, Pages 425-430

  Davoodi, Azadeh ^a   Srivastava, Ankur ^a  

^a UNIVERSITY OF MARYLAND   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BUFFER INSERTION; BUFFER PARAMETERS; ELMORE DELAY MODELS; PROBABILISTIC PRUNING CRITERION;

CONSTRAINT THEORY; CORRELATION METHODS; LARGE SCALE SYSTEMS; MATHEMATICAL MODELS; PROBABILISTIC LOGICS; PROBABILITY;

BUFFER STORAGE;

EID: 33748561811     PISSN: 10636404     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCD.2005.114     Document Type: Conference Paper

References (16)

1. C. Alpert, A. Devgan, C. Kashyap. A two moment RC delay metric for performance optimization. In DAC, pages 69-74, 2000.
2. C. E. Clark. The greatest of a finite set of random variables. In Operations Research, vol. 9, pages 85-91, 1961.
3. C. J. Alpert, A. Devgan, S. T. Quay. Buffer insertion with accurate gate and interconnect delay computation. In DAC, pages 479-484, 1999.
4. C. Visweswariah, K. Ravindran, K. Kalafala, S. G. Walker, S. Narayan. First-order incremental block-based statistical timing analysis. In DAC, pages 331-336, June 2004.
5. F.-J. Liu, J. Lillis, C.-K. Cheng. Design and implementation of a global router based on a new layout-driven timing model with three poles. In Proc. International Symposium on Circuits and Systems, 1997.
6. H. Chang, S. S. Sapatnekar. Statistical timing analysis considering spatial correlations using a single pert-like traversal. In ICCAD, 2003.
7. J. Xiong, K. Tam, L. He. Buffer Insertion Considering Process Variation. In DATE, pages 970-975, 2005.
8. K. Agarwal, D. Sylvester, D. Blaauw. Variational delay metric for interconnect timing analysis. In DAC, pages 381-384, June 2004.
9. L. He, A. B. Kahng, K. Tam, J. Xiong. Simultaneous Buffer Insertion and Wire Sizing Considering Systematic CMP Variation and Random Leff Variation. In ISPD, 2005.
10. L.P.P.P. van Ginneken. Buffer placement in distributed RC-tree networks for minimal Elmore delay. In Proc. International Symposium on Circuits and Systems, pages 865-868, Dec. 1990.
11. O. A. Vasicek. A series expansion for the bivariate normal integral. In Journal of Computational Finance, Vol. 1, No.4, 1998.
12. S. Borkar, T. Karnik, S. Narendra, J. Tschanz, A. Keshavarzi, V. De. Parameter Variations and Impacts on Circuits and Microarchitecture. In DAC, 2003.
13. S. S. Gupta. Probability integrals of multivariate normal and multivariatet. In Annals of Mathematical Statistics, Vol. 34, pages 792-828, 1963.
14. V. Khandelwal, A. Davoodi, A. Nanavati, A. Srivastava. A probabilistic approach to buffer insertion. In ICCAD, pages 560-567, Nov. 2003.
15. W. C. Elmore. The transient response of damped linear networks with particular regard to wideband amplifiers. In Journal of Applied Physics, vol. 19, pages 5-63, Jan. 1948.
16. www.fon.hum.uva.nl/praat/manual/Principal_component.anal