Improving WCET by applying worst-case path optimizations

Real-Time Systems

Volumn 34, Issue 2, 2006, Pages 129-152

  Zhao, Wankang ^a   Kreahling, William ^b   Whalley, David ^a   Healy, Christopher ^c   Mueller, Frank ^d  

^a Florida State University   (United States)

^b WESTERN CAROLINA UNIVERSITY   (United States)

^c FURMAN UNIVERSITY   (United States)

^d North Carolina State University   (United States)

Author keywords

Embedded systems; Path based optimizations; WCET

Indexed keywords

PATH-BASED OPTIMIZATIONS; TIMING ANALYZERS; WORST-CASE EXECUTION TIME (WCET);

EMBEDDED SYSTEMS; FEEDBACK; INFORMATION ANALYSIS; INFORMATION RETRIEVAL SYSTEMS; OPTIMIZATION; SUPERVISORY AND EXECUTIVE PROGRAMS;

PROGRAM COMPILERS;

EID: 33746938356     PISSN: 09226443     EISSN: None     Source Type: Journal    
DOI: 10.1007/s11241-006-8643-4     Document Type: Article

References (33)

1. Arnold R, Mueller F, Whalley D (1994) Bounding worst-case instruction cache performance. In: Proceedings of the Fifteenth IEEE Real-time Systems Symposium. IEEE Computer Society Press, San Juan, Puerto Rico, pp 172-181
2. Benitez M (1994) Retargetable register allocation. PhD thesis, University of Virginia, Charlottesville, VA
3. Benitez ME, Davidson JW (1988) A portable global optimizer and linker. In: Proceedings of the SIGPLAN' 88 conference on Programming Language Design and Implementation. ACM Press, Atlanta, Georgia, pp 329-338
4. Benitez ME, Davidson JW (1994) The advantages of machine-dependent global optimization. In: Proceedings of the 1994 International Conference on Programming Languages and Architectures, pp 105-124
5. Eyre J, Bier J (1998) Dsp processors hit the mainsteam. IEEE Computer 31(8):51-59
6. Fisher J (1981) Trace scheduling: A technique for global microcode commpaction. IEEE Transactions on Computers 30(7):478-490
7. Gupta R, Berson D, Fang J (1997) Path profile guided partial dead code elimination using prediction. In: Proceedings of the International Conference on Parallel Architecture and Compilation Techniques. ACM Press, San Francisco, California, pp 102-115
8. Harmon M, Baker T, Whalley D (1994) A retargetable technique for prediction execution time of code segments. Real-Time Systems, pp 159-182
9. Healy C, Arnold R, Mueller F, Whalley D, Harmon M (1999a) Bounding pipeline and instruction cache performance. IEEE Transactions on Computers 48(1):53-70
10. Healy C, Sjodin M, Rustagi V, Whalley D, Van Engelen R (2000) Supporting timing analysis by automatic bounding of loop iterations. Real-Time Systems 18(2):121-148
11. Healy C, Whalley D (1999) Tighter timing predictions by automatic detection and exploitation of valuedependent constraints. In: Proceedings of the IEEE Real-Time Technology and Applications Symposium. IEEE Computer Society Press, Vancouver, Canada, pp 79-99
12. Healy C, Whalley D (2002) Automatic detection and exploitation of branch constraints for timing analysis. IEEE Transactions on Software Engineering 28(8):763-781
13. Healy C, Whalley D, Harmon M (1995) Integrating the timing analysis of pipelining and instruction caching. In: Proceedings of the Sixteenth IEEE Real-time Systems Symposium. IEEE Computer Society Press, Pisa, Italy, pp 288-297
14. Healy C, Whalley D, van Engelen R (1999b) A general approach for tight timing predictions of non-rectangular loops. In: WIP Proceedings of the IEEE Real-Time Technology and Applications Symposium. IEEE Computer Society Press, Vancouver, CA, pp 11-14
15. Hong S, Gerber R (1993) Compiling real-time programs into schedulable code. In: Proceedings of the SIGPLAN'93. ACM Press, Albuquerque, New Mexico, pp 166-176
16. Hwu W, Mahlke S, Chen W, Change P, Waiter N, Ouellette RBR, Hank R, Kiyohara T, Haab G, Holm J, Lavery D (1993) The superblock: An effective technique for vliw and superscalar compilation. Journal of Supercomputing 7(1):229-248
17. Ko L, A-Y N, Healy C, Ratliff E, Arnold R, Whalley D, Harmon M (1999) Timing constraint specification and analysis. Software Practice & Experience 29(1):77-98
18. Ko L, Healy C, Ratliff E, Arnold R, Whalley D, Harmon M (1996) Supporting the specification and analysis of timing constraints. In: Proceedings of the IEEE Real-Time Technology and Application Symposium. IEEE Computer Society Press, Boston, Massachusetts, pp 170-178
19. Kulkarni P, Zhao W, Moon H, Cho K, Whalley D, Davidson J, Bailey M, Paek Y, Gallivan K (2003) Finding effective optimization phase sequences. In: ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems. ACM Press, San Diego, California, pp 12-23
20. Lee S, Lee J, Park C, Min S (2004) A flexible tradeoff between code size and wcet using a dual instruction set processor. In: International Workshop on Software and Compilers for Embedded Systems, Springer, Amsterdam, Netherlands, 244-258
21. Mueller F (1997) Timing predictions for multi-level caches. In: ACM SIGPLAN Workshop on Language, Compiler and Tool Support for Real-time Systems. ACM Press, Las Vegas, Nevada, pp 29-36
22. Mueller F (2000) Timing analysis for instruction caches. Real-Time Systems 18(2):209-239
23. Mueller F, Whalley D (1992) Avoiding unconditional jumps by code replication. In: Proceedings of the SIGPLAN '92 Conference on Programming Languages Design and Implementation. ACM Press, San Francisco, California, pp 322-330
24. Mueller F, Whalley D. (1995) Avoiding conditional branches by code replication. In: Proceedings of the SIGPLAN '95 Conference on Programming Languages Design and Implementation. ACM Press, La Jolla, California, pp 55-56
25. Star Core I (2001a) Sc100 simulator reference manual
26. Star Core I (2001b) Sc110 dsp core reference manual
27. Marlowe TSM (1992) Safe optimization for hard real-time programming. In: Special Session on Real-Time Programming, Second International Conference on Systems Integration, pp 438-446
28. White R, Mueller F, Healy C, Whalley D, Harmon M (1999) Timing analysis for data caches and wrap-aroundfill caches. Real-Time Systems 17(1):209-233
29. White RT, Mueller F, Healy C, Whalley D, Harmon M (1997) Timing analysis for data caches and setassociative caches. In: Proceedings of the IEEE Real-Time Technology and Application Symposium. IEEE Computer Society Press, Montreal, Canada, pp 192-202
30. Zhao W, Cai B, Whalley D, Bailey M, Engelen R, Yuan X, Hiser J, Davidson J, Gallivan K, Jones D (2002) Vista: A system for interactive code improvement. In: ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems, ACM Press, Berlin, Germany, pp 155-164
31. Zhao W, Kulkarni P, Whalley D, Healy C, Mueller F, Uh G (2004) Tuning the wcet of embedded applications. In: Proceedings of the IEEE Real-Time and Embedded Technology and Applications Symposium. IEEE Computer Society, Toronto, Canada, pp 472-480
32. Zhao W, Whalley D, Healy C, Mueller F (2004) Wcet code positioning. In: Proceedings of the IEEE Real-Time Systems Symposium. IEEE Computer Society, Lisbon, Portugal, pp 81-91
33. Zhao W, Whalley D, Healy C, Mueller F (2005) Improving wcet by applying a we code positioning optimization. ACM Transactions on Architecture and Code Optimization, pp 335-365