Vista: A system for interactive code improvement

Joint COnference on Languages, Compilers and Tools for Embedded Systems and Software and Compilers for Embedded Systems

Volumn , Issue , 2002, Pages 155-164

  Zhao, Wankang ^a   Cai, Baosheng ^b   Whalley, David ^a   Bailey, Mark W ^a,c   Van Engelen, Robert ^a   Yuan, Xin ^a   Hiser, Jason D ^d   Davidson, Jack W ^d   Gallivan, Kyle ^a   Jones, Douglas L ^e  

^a Florida State University   (United States)

^b ORACLE CORPORATION   (United States)

^c HAMILTON COLLEGE   (United States)

^d University of Virginia   (United States)

^e UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

Author keywords

User directed code improvement

Indexed keywords

COMPUTER PROGRAMMING LANGUAGES; COMPUTER SOFTWARE; EMBEDDED SYSTEMS; FUNCTIONS; PROGRAM COMPILERS;

USER DIRECTED CODE IMPROVEMENT;

SOFTWARE ENGINEERING;

EID: 0036977872     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (26)

1. K. Andrews, R. Henry, and W. Yamamoto. Design and implementation of the UW illustrated compiler. In Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation, pages 105-114, June 1988.
2. B. Appelbe, K. Smith, and C. McDowell. Start/pat: a parallel-programming toolkit. IEEE Software, 6:29-40, 1988.
3. M. E. Benitez. Retargetable Register Allocation. PhD thesis, University of Virginia, 1994.
4. M. E. Benitez and J. W. Davidson. A portable global optimizer and linker. In Proceedings of the SIGPLAN '88 Symposium on Programming Language Design and Implementation, pages 329-338, June 1988.
5. M. E. Benitez and J. W. Davidson. The advantages of machine-dependent global optimization. In Proceedings of the 1994 International Conference on Programming Languages and Architectures, pages 105-124, March 1994.
6. M. Boyd and D. Whalley. Isolation and analysis of optimization errors. In Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation, pages 26-35, June 1993.
7. M. Boyd and D. Whalley. Graphical visualization of compiler optimizations. Journal of Programming Languages, 3:69-94, 1995.
8. J. Browne, K. Sridharan, J. Kiall, C. Denton, and W. Eventoff. Parallel structuring of real-time simulation programs. In COMPCON Spring '90: Thirty-Fifth IEEE Computer Society International Conference, pages 580-584, 1990.
9. Cliff Click and Keith D. Cooper. Combining analyses, combining optimizations. ACM Transactions on Programming Languages and Systems, 17(2):181-196, 1995.
10. K. Cooper, P. Schielke, and D. Subramanian. Optimizing for reduced code space using genetic algorithms. In Proceedings of the ACM SIGPLAN Workshop on Language, Compilers, and Tools for Embedded Systems, pages 1-9, May 1999.
11. Keith D. Cooper, Devika Subramanian, and Linda Torczon. Adaptive optimizing compilers for the 21st century. Journal of Supercomputing, 2002 (to appear).
12. J. W. Davidson and D. B. Whalley. A design environment for addressing architecture and compiler interactions. Microprocessors and Microsystems, pages 459-472, November 1991.
13. Guido Costa Souza de Araujo. Code Generation Algorithms for Digital Signal Processors. PhD thesis, Princeton University, June 1997.
14. C. Dow, S. Chang, and M. Soffa. A visualization system for parallelizing programs. In Proceedings of Supercomputing, pages 194-203, 1992.
15. Christine Eisenbeis and Sylvain Lelait. LoRA: a package for loop optimal register allocation. In 3rd International Workshop on Code Generation for Embedded Processors, Witten, Germany, March 1998.
16. Daniel Kästner. Ilp-based approximations for retargetable code optimization. In Proceedings of the 5th International Conference on Optimization: Techniques and Applications, 2001.
17. T. Kisuki, P. Knijnenburg, and M. O'Boyle. Combined selection of tile sizes and unroll factors using iterative compilation. In Proceedings of the 2000 International Conference on Parallel Architectures and Compilation Techniques, pages 237-248, October 2000.
18. Jeffrey L. Korn and Andrew W. Appel. Traversal-based visualization of data structures. In IEEE Symposium on Information Visualization, pages 11-18, October 1998,
19. Haris Lekatsas. Code compression for embedded systems. PhD thesis, Princeton University, 2000.
20. Rainer Leupers. Retargetable Code Generation for Digital Signal Processors. Kluwer Academic Publishers, Boston, 1997.
21. Shih-Wei Liao, Amer Diwan, Jr. Robert P. Bosch, Anwar Ghuloum, and Monica S. Lam. Suif explorer: an interactive and interprocedural parallelizer. In Proceedings of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pages 37-48, 1999.
22. Peter Marwedel and Gert Goossens. Code Generation for Embedded Processors. Kluwer Academic Publishers, Boston, 1995.
23. W. G. Morris. CCG: A prototype coagulating code generator, In Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation, pages 45-58, June 1991.
24. D. Polychronopoulos, M. Girkar, M. Haghighat, C. Lee, B. Leung, and D. Schouten. Parafrase-2: an environment for parallelizing, partitioning, synchronizing, and scheduling programs on multiprocessors. In Proceedings of the 1989 International Conference on Parallel Processing, pages 39-48, 1989.
25. Ashok Sudarsanam. Code Optimization Libraries for Retargetable Compilation for Embedded Digital Signal Processors. PhD thesis, Princeton University, November 1998.
26. R. van Engelen, D. Whalley, and X. Yuan. Automatic validation of code-improving transformations. In. Proceedings of the ACM SIGPLAN Workshop on Language, Compilers, and Tools for Embedded Systems, pages 206-210, June 2000.