Finding effective optimization phase sequences

Proceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES)

Volumn , Issue , 2003, Pages 12-23

  Kulkarni, Prasad ^a   Zhao, Wankang ^a   Moon, Hwashin ^b   Cho, Kyunghwan ^b   Whalley, David ^a   Davidson, Jack ^c   Bailey, Mark ^d   Paek, Yunheung ^e   Gallivan, Kyle ^a  

^a Florida State University   (United States)

^b Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

^c University of Virginia   (United States)

^d HAMILTON COLLEGE   (United States)

^e Seoul National University   (South Korea)

Author keywords

Genetic algorithms; Interactive compilation; Phase ordering

Indexed keywords

CODES (SYMBOLS); EMBEDDED SYSTEMS; GENETIC ALGORITHMS; ITERATIVE METHODS; OPTIMIZATION; PROBABILITY; REAL TIME SYSTEMS;

FITNESS CRITERIA; INTERACTIVE COMPILATION; PHASE ORDERING PROBLEM;

PROGRAM COMPILERS;

EID: 0242612107     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/780732.780735     Document Type: Conference Paper

References (24)

1. B. Appelbe, K. Smith, and C. McDowell, "Start/Pat: A Parallel-Programming Toolkit," IEEE Software 6(4) pp. 29-40 (July 1988).
2. M. E. Benitez and J. W. Davidson, "A Portable Global Optimizer and Linker," Proceedings of the SIGPLAN '88 Symposium on Programming Language Design and Implementation, pp. 329-338 (June 1988).
3. M. E. Benitez and J. W. Davidson, "The Advantages of Machine-Dependent Global Optimization," Proceedings of the Conference on Programming Languages and Systems Architectures, pp. 105-124 (March 1994).
4. J. Browne, K. Sridharan, J. Kiall, C. Denton, and W. Eventoff, "Parallel Structuring of Real-Time Simulation Programs," COMPCON Spring '90: Thirty-Fifth IEEE Computer Society International Conference. Intellectual Leverage. Digest of Papers., pp. 580-584 (February 1990).
5. K. Chow and Y. Wu, "Feedback-Directed Selection and Characterization of Compiler Optimizations," Workshop on Feedback-Directed Optimization, (November 1999).
6. K. Cooper, P. Schielke, and D. Subramanian, "Optimizing for Reduced Code Space Using Genetic Algorithms," ACM SIGPLAN Workshop on Languages, Compilers, and Tools for Embedded Systems, pp. 1-9 (May 1999).
7. J. W. Davidson and D. B. Whalley, "Ease: An Environment for Architecture Study and Experimentation," Proceedings SIGMETRICS '90 Conference on Measurement and Modeling of Computer Systems, pp. 259-260 (May 1990).
8. J. W. Davidson and D. B. Whalley, "A Design Environment for Addressing Architecture and Compiler Interactions," Microprocessors and Microsystems 15(9) pp. 459-472 (November 1991).
9. Chyi-Ren Dow, Shi-Kyo Chang, and Mary Lou Soffa, "A Visualization System for Parallelizing Programs," Proceedings of Supercomputing '92, pp. 194-203 IEEE Computer Society Press, (November 1992).
10. T. Granlund and R. Kenner, "Eliminating Branches using a Superoptimizer and the GNU C Compiler," Proceedings of the SIGPLAN '92 Conference on Programming Language Design and Implementation, pp. 341-352 (June 1992).
11. M. Guthaus, J. Ringenberg, D. Ernst, T. Austin, T. Mudge, and R. Brown, "MiBench: A Free, Commercially Representative Embedded Benchmark Suite," IEEE Workshop on Workload Characterization, (December 2001).
12. B. Harvey and G. Tyson, "Graphical User Interface for Compiler Optimizations with Simple-SUIF," Technical Report UCR-CS-96-5, Department of Computer Science, University of California Riverside, Riverside, CA (1996).
13. J. Holland, Adaptation in Natural and Artificial Systems 1989.
14. T. Kisuki, P. Knijnenburg, and M. O'Boyle, "Combined Selection of Tile Sizes and Unroll Factors Using Iterative Compilation," Proceedings of the 2000 International Conference on Parallel Architectures and Compilation Techniques, pp. 237-248 (October 2000).
15. S. Liao, A. Diwan, R. Bosch, A. Ghuloum, and M. Lam, "Suif Explorer: an Interactive and Interprocedural Parallelizer," Proceedings of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pp. 37-48 (1999).
16. H. Massalin, "Superoptimizer - A Look at the Smallest Program," Proceedings of the 2nd International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 122-126 (October, 1987).
17. A. Nisbet, "Genetic Algorithm Optimized Parallelization," Workshop on Profile and Feedback Directed Compilation, (1998).
18. S. Novack and A. Nicolau, "VISTA: The Visual Interface for Scheduling Transformations and Analysis," Languages and Compilers for Parallel Computing, pp. 449-460 (1993).
19. D. Polychronopoulos, M. Girkar, M. Haghighat, C. Lee, B. Leung, and D. Schouten, "Parafrase-2: An Environment for Parallelizing, Partitioning, Synchronizing, and Scheduling Programs on Multiprocessors," Proceedings of 1989 International Conference on Parallel Processing, pp. 39-48 Pennsylvania State University Press, (August 1989).
20. S. Segars, K. Clarke and L. Goudge, "Embedded Control Problems, Thumb, and the ARM7TDMI," IEEE Micro 15(5) pp. 22-30 (October 1995).
21. S. Vegdahl, "Phase Coupling and Constant Generation in an Optimizing Microcode Compiler," International Symposium on Microarchitecture, pp. 125-133 (1982).
22. R. Whaley, A. Petitet, and J. Dongarra, "Automated Empirical Optimization of Software and the ATLAS Project," Parallel Computing 27 (1) pp. 3-35 (2001).
23. D. Whitfield and M. L. Soffa, "An Approach for Exploring Code-Improving Transformations," ACM Transactions on Programming Languages and Systems, 19(6) pp. 1053-1084 (November 1997).
24. W. Zhao, B. Cai, D. Whalley, M. Bailey, R. van Engelen, X. Yuan, J. Hiser, J. Davidson, K. Gallivan, and D. Jones, "VISTA: A System for Interactive Code Improvement," ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems, pp. 155-164 (June 2002).