Tighter timing predictions by automatic detection and exploitation of value-dependent constraints

Real-Time Technology and Applications - Proceedings

Volumn , Issue , 1999, Pages 79-88

  Healy, Christopher ^a   Whaley, David ^a  

^a Florida State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ARCHITECTURAL FEATURES; ARCHITECTURAL MODELING; AUTOMATIC DETECTION; CONDITIONAL BRANCH; CONSTRAINT INFORMATION; REAL TIME PROGRAMS; TIMING ANALYSIS; WORST-CASE EXECUTION TIME;

PROGRAM COMPILERS; COMPUTER ARCHITECTURE; COMPUTER SIMULATION; CONSTRAINT THEORY; ERROR DETECTION; PROGRAM DIAGNOSTICS; RESPONSE TIME (COMPUTER SYSTEMS);

FORECASTING; REAL TIME SYSTEMS;

ARCHITECTURAL MODELING; TIMING ANALYZERS; WORST CASE EXECUTION TIME;

EID: 0032593201     PISSN: 10801812     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RTTAS.1999.777663     Document Type: Conference Paper

References (13)

1. Y. S. Li, S. Malik, and A. Wolfe, "Efficient Microarchitecture Modeling and Path Analysis for Real-Time Software, " Proceedings of the Sixteenth IEEE Real-Time Systems Symposium, pp. 298-307 (December 1995).
2. G. Ottosson and M. Sjödin, "Worst Case Execution Time Analysis for Modern Hardware Architectures, " ACM SIGPLAN Workshop on Language, Compiler, and Tools for Real-Time Systems, pp. 47-55 (June 1997).
3. A. Ermedahl and J. Gustafsson, "Deriving Annotations for Tight Calculation of Execution Time, " Proceedings of European Conference on Parallel Processing, pp. 1298-1307 (August 1997).
4. T. Lundqvist and P. Stenström, "Integrating Path and Timing Analysis using Instruction-Level Simulation Techniques, " ACM SIGPLAN Workshop on Languages, Compilers, and Tools for Embedded Systems, pp. 1-15 (June 1998).
5. C. A. Healy, M. Sjodin, V. Rustagi, and D. B. Whalley, "Bounding Loop Iterations for Timing Analysis, " Proceedings of the IEEE Real-Time Technology and Applications Symposium, pp. 12-21 (June 1998).
6. F. Mueller and D. B. Whalley, "Av oiding Conditional Branches by Code Replication, " Proceedings of the SIGPLAN '95 Conference on Programming Language Design and Implementation, pp. 56-66 (June 1995).
7. C. A. Healy, D. B. Whalley, and M. G. Harmon, "Integrating the Timing Analysis of Pipelining and Instruction Caching, " Proceedings of the Sixteenth IEEE Real-Time Systems Symposium, pp. 288-297 (December 1995).
8. M. E. Benitez and J. W. Davidson, "A Portable Global Optimizer and Linker, " Proceedings of the SIGPLAN '88 Symposium on Programming Language Design and Implementation, pp. 329-338 (June 1988).
9. R. Arnold, F. Mueller, D. Whalley, and M. Harmon, "Bounding Worst-Case Instruction Cache Performance, " Proceedings of the Fifteenth IEEE Real-Time Systems Symposium, pp. 172-181 (December 1994).
10. L. Ko, C. Healy, E. Ratliff, R. Arnold, D. Whalley, and M. Harmon, "Supporting the Specification and Analysis of Timing Constraints, " Proceedings of the IEEE Real-Time Technology and Applications Symposium, pp. 170-178 (June 1996).
11. Nagham M. Al-Yaqoubi, Reducing Timing Analysis Complexity by Partitioning Control Flow, Masters Project, Florida State University, Tallahassee, FL (1997).
12. W. H. Press, S. A. Teukolsky, W. T. Vetterling, and B. P. Flannery, Numerical Recipes in C: The Art of Scientific Computing, Second Edition, Cambridge University Press, New York, NY (1996).
13. J. W. Davidson and D. B. Whalley, "A Design Environment for Addressing Architecture and Compiler Interactions, " Microprocessors and Microsystems 15(9) pp. 459-472 (November 1991).