Design and implementation of multipattern generators in analog VLSI

IEEE Transactions on Neural Networks

Volumn 17, Issue 4, 2006, Pages 1025-1038

  Kier, Ryan J ^a   Ames, Jeffrey C ^b   Beer, Randall D ^b   Harrison, Reid R ^a  

^a Department of Electrical and Computer Engineering   (United States)

^b Case Western Reserve University   (United States)

Author keywords

Analog neural network; Analog VLSI; Central pattern generator (CPG) implementations; Continuous time recurrent neural network (CTRNN); Multipattern generators

Indexed keywords

COMPUTER SIMULATION; INTEGRATED CIRCUIT TESTING; RECURRENT NEURAL NETWORKS; WAVEFORM ANALYSIS;

ANALOG NEURAL NETWORK; CONTINUOUS-TIME RECURRENT NEURAL NETWORK (CTRNN); LIMIT CYCLES; MULTIPATTERN GENERATORS;

VLSI CIRCUITS;

ANALOG COMPUTER; ARTICLE; ARTIFICIAL NEURAL NETWORK; METHODOLOGY;

COMPUTERS, ANALOG; NEURAL NETWORKS (COMPUTER); RESEARCH DESIGN;

EID: 33746909800     PISSN: 10459227     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNN.2006.875983     Document Type: Article

References (39)

1. S. Grillner, "The motor infrastructure: From ion channels to neuronal networks," Nature Rev. Neurosci., vol. 4, pp. 573-586, Jul. 2003.
2. M. Belanger, T. Drew, J. Provencher, and S. Rossignol, "A comparison of treadmill locomotion in adult cats before and after spinal transection," J. Neurophysiol., vol. 76, pp. 471-491, 1996.
3. S. Grillner and P. Zangger, "The effect of dorsal root transection on the efferent motor pattern in the cat's hindlimb during locomotion," Acta Phys. Scand., vol. 120, pp. 393-405, 1984.
4. K. Pearson and J. Gordon, "Locomotion," in Principles of Neural Science, E. R. Kandel, J. H. Schwartz, and T. M. Jessell, Eds. New York: McGraw-Hill, 2001.
5. C. C. Canavier, D. A. Baxter, J. W. Clark, and J. H. Byrne, "Nonlinear dynamics in a model neuron provide a novel mechanism for transient synaptic inputs to produce long-term alterations of postsynaptic activity," J. Neurophysiol., vol. 69, pp. 2252-2257, 1993.
6. C. Luo, J. W. Clark, Jr., C. C. Canavier, D. A. Baxter, and J. H. Byrne, "Multimodal behavior in a four neuron ring circuit: Mode switching," IEEE Trans. Biomed. Eng., vol. 51, no. 2, pp. 205-218, Feb. 2004.
7. D. Kleinfeld and H. Sompolinsky, "Associative network models for central pattern generators," in Methods in Neuronal Modeling, C. Koch and I. Segev, Eds. Cambridge, MA: MIT Press, 1989.
8. J. C. Gallagher, R. D. Beer, K. S. Espenschied, and R. D. Quinn, "Application of evolved locomotion controllers to a hexpod robot," Robot. Auton. Syst., vol. 19, pp. 95-103, 1996.
9. R. D. Beer, R. D. Quinn, H. J. Chiel, and R. E. Ritzmann, "Biologically inspired approaches to robotics," Commun. ACM, vol. 40, pp. 31-38, 1997.
10. G. N. Patel, J. H. Holleman, and S. P. DeWeerth, "Analog VLSI model of intersegmental coordination with nearest-neighbor coupling," Adv. Neural Inf. Process. Syst., vol. 11, pp. 719-725, 1998.
11. S. Still, B. Schölkopf, K. Hepp, and R. Douglas, "Four-legged walking gait control using a neuromorphic chip interfaced to a support vector learning algorithm," Adv. Neural Inf. Process. Syst., vol. 13, 2000.
12. M. A. Lewis, R. Etienne-Cummings, M. J. Hartmann, A. H. Cohen, and Z. R. Xu, "An in silico central pattern generator: Silicon oscillator, coupling, entrainment, and physical computation," Biol. Cybern., vol. 88, pp. 137-151, 2003.
13. F. Tenore, R. Etienne-Cummings, and M. A. Lewis, "Entrainment of silicon central pattern generators for legged locomotory control," Adv. Neural Inf. Process. Syst., vol. 16, 2003.
14. F. Tenore, R. Etienne-Cummings, and M. A. Lewis, "A programmable array of silicon neurons for the control of legged locomotion," in Proc. IEEE Int. Symp. Circuits Systems (ISCAS), 2004, vol. V, pp. 349-352.
15. R. D. Beer, "On the dynamics of small continuous-time recurrent neural networks," Adapt. Behav., vol. 3, pp. 471-511, 1995.
16. J. J. Hopfield, "Neurons with graded response properties have collective computational properties like those of two-state neurons," Proc. Nat. Acad. Sciences, vol. 81, pp. 3088-3092, 1984.
17. K. Funahashi and Y. Nakamura, "Approximation of dynamical systems by continuous time recurrent neural networks," Neural Netw., vol. 6, pp. 801-806, 1993.
18. C. Mead, Analog VLSI and Neural Systems. Reading, MA: Addison-Wesley, 1989.
19. B. E. Boser, E. Sackinger, J. Bromley, Y. L. Cun, and L. D. Jackel, "An analog neural network processor with programmable topology," IEEE J. Solid-State Circuits, vol. 26, no. 12, pp. 2017-2025, Dec. 1991.
20. S. Satyanarayana, Y. P. Tsividis, and H. P. Graf, "A reconfigurable VLSI neural network," IEEE J. Solid-State Circuits, vol. 27, no. 1, pp. 67-81, Jan. 1992.
21. A. J. Montalvo, R. S. Gyurcsik, and J. J. Paulos, "Toward a general-purpose analog VLSI neural network with on-chip learning," IEEE Trans. Neural Netw., vol. 8, no. 2, pp. 413-423, Mar. 1997.
22. G. Cauwenburghs, "An analog VLSI recurrent neural network learning a continuous-time trajectory," IEEE Trans. Neural Netw., vol. 7, no. 2, pp. 346-361, Mar. 1997.
23. B. W. Lee, B. J. Sheu, and H. Yang, "Analog floating-gate synapses for general-purpose VLSI neural computation," IEEE Trans. Circuits Syst., vol. 38, no. 6, pp. 654-658, Jun. 1991.
24. S. M. Gowda, B. J. Sheu, J. Choi, C. G. Hwang, and J. S. Cable, "Design and characterization analog VLSI neural network modules," IEEE J. Solid-State Circuits, vol. 28, no. 3, pp. 301-313, Mar. 1993.
25. P. Hasler, "Continuous-time feedback in floating-gate CMOS circuits," IEEE Trans. Circuits Syst. II, vol. 48, no. 1, pp. 56-64, Jan. 2001.
26. C. Diorio, "A p-channel MOS synapse transistor with self-convergent memory writes," IEEE Trans. Electron Devices, vol. 47, no. 2, pp. 464-472, Feb. 2000.
27. J. Dugger and P. Hasler, "A continuously-adapting analog node using floating-gate synapses," in Proc. 43rd IEEE Midwest Symp. Circuits Systems, 2000, pp. 1058-1061.
28. A. Moopenn, T. Duong, and A. P. Thakoor, "Digital-analog hybrid synapse chips for electronic neural networks," Adv. Neural Inf. Process. Syst., vol. 2, pp. 769-776, 1990.
29. H. Djahanshahi, M. Ahmadi, G. A. Jullien, and W. C. Miller, "Design and VLSI implementation of a unified neuron-synapse architecture," in Proc. 6th Great Lakes Symp. VLSI, 1996, pp. 228-233.
30. B. Linares-Barranco, T. Serrano-Gotarredona, and R. Serrano-Gotarredona, "Compact low-power calibration mini-DACs for neural arrays with programmable weights," IEEE Trans. Neural Netw., vol. 14, no. 5, pp. 1207-1216, Sep. 2003.
31. R. J. Kier, R. R. Harrison, and R. D. Beer, "An MDAC synapse for analog neural networks," in Proc. IEEE Int. Symp. Circuits Systems (ISCAS), 2004, vol. V, pp. 752-755.
32. R. J. Kier, "Design of pattern generators in analog integrated circuits," master's thesis, Univ. Utah, Aug. 2004.
33. K. Bult and G. J. G. M. Geelen, "An inherently linear and compact MOST-only current division technique," IEEE J. Solid-State Circuits, vol. 27, no. 12, pp. 1730-1735, Dec. 1992.
34. E. A. Vittoz and X. Arreguit, "Linear networks based on transistors," Electron. Lett., vol. 20, pp. 297-299, 1993.
35. L. Watts, D. A. Kerns, R. F. Lyon, and C. A. Mead, "Improved implementations of the silicon cochlea," IEEE J. Solid-State Circuits, vol. 27, no. 5, pp. 692-700, May 1992.
36. R. Sarpeshkar, "Efficient precise computation with noisy components extrapolating from an electronic cochlea to the brain," Ph.D. dissertation, California Inst. Tech., Pasadena, CA, 1997.
37. A. Hastings, The Art of Analog Layout. Englewood Cliffs, NJ: Prentice-Hall, 2001.
38. A. G. Andreou and K. A. Boahen, "Translinear circuits in subthreshold MOS," Analog Integr. Circuits Signal Process., vol. 9, pp. 141-166, 1996.
39. J. C. Ames, "Design methods for pattern generation circuits," M.S. thesis, Case Western Reserve Univ., Cleveland, OH, 2003.