A p-Channel MOS synapse transistor with self-convergent memory writes

IEEE Transactions on Electron Devices

Volumn 47, Issue 2, 2000, Pages 464-472

  Diorio, Chris ^a  

^a UNIVERSITY OF WASHINGTON   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC CURRENTS; ELECTRIC POTENTIAL; ELECTRON TUNNELING; GATES (TRANSISTOR); HOT CARRIERS; LEARNING SYSTEMS; NONVOLATILE STORAGE; SEMICONDUCTOR STORAGE;

MOS SYNAPSE TRANSISTORS;

MOSFET DEVICES;

EID: 0033874491     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/16.822295     Document Type: Article

References (20)

1. P. Churchland and T. Sejnowski, The Computational Brain. Cambridge, MA: MIT Press, 1993.
2. G. Barrionuevo, S. R. Kelso, D. Johnston, and T. H. Brown, "Conductance mechanism responsible for long-term potentiation in monosynaptic and isolated excitatory synaptic inputs to hippocampus," J. Neurophys.. vol. 55, no. 3, pp. 540-550, 1986.
3. C. Diorio, P. Hasler, B. A. Minch, and C. Mead, "A three-terminal silicon synaptic device," U.S. Patent 5 825 063, July 26, 1998.
4. _, "Floating-gate MOS synapse transistors," in Neuromorphic Systems Engineering: Neural Networks in Silicon, T. S. Lande, Ed. Boston, MA: Kluwer, 1998, pp. 315-337.
5. _, "A complementary pair of four-terminal silicon synapses, "Analog Integral. Circuits Signal Process., vol. 13, pp. 153-166, 1997.
6. _, "Neurally inspired silicon learning: from synapses transistors to learning arrays," Ph.D. dissertation, California Inst. Technol., Pasadena, CA, June 1997.
7. C. Diorio, P. Hasler, B. A. Minch, and C. Mead, "A semiconductor structure for long-term learning," U.S. Patent 5 627 392, May 6, 1997.
8. _, "A single-transistor silicon synapse," IEEE Trans. Electron Devices, Vol. ED43, pp. 1972-1980, 1996.
9. 2," J. Appl. Phys., vol. 40, pp. 278-283, 1969.
10. S. S. Chung, S. N. Kuo, C. M. Yih, and T. S. Chao, "Performance and reliability evaluations of p-channel flash memories with different programming schemes," in IEDM Tech. Dig.. 1997, pp. 295-298.
11. J. J. Sanchez and T. A. DeMassa, "Review of carrier injection in the silicon/silicon-dioxide system," in Proc. Inst. Elect. Eng., vol. G-138, 1991, pp. 377-389.
12. C. Mead, Analog VLSI and Neural Systems. Reading, MA: AddisonWesley, 1989.
13. A. S. Grove, Physics and Technology of Semiconductor Devices. New York, NY: Wiley, 1967.
14. S. M. Sze, Physics of Semiconductor Devices. New York, NY: Wiley, 1981.
15. C. Mead, "Scaling of MOS technology to submicrometer feature sizes," J. VLSI Signal Process., vol. 8, pp. 9-25, 1994.
16. C. Bleiker and H. Melchior, "A four-state EEPROM using floating- gate memory cells," IEEE J. Solid State Circuits, vol. SC-22, pp. 460-463, 1987.
17. H. V. Tran et al., "A 2.5V 256-level nonvolatile analog storage device using EEPROM technology," in Proc. 1996 IEEE Intl. Solid-State Circuits Conf., Dig. Tech. Papers, San Francisco, CA, 1996, pp. 270-271.
18. S. Aritomee/aJ., "Reliability issues of flash memory cells,"Proc. IEEE, vol. 81, no. 5, pp. 776-787, 1993.
19. C. C. Enz, F. Krummenacher, and E. A. Vittoz, "An analytical MOS transistor model valid in all regions of operation and dedicated to lowvoltage and low-current applications," Analog Integral. Circuits Signal Process., vol. 8, pp. 83-114, 1995.
20. A. G. Andreou and K. A. Boahen, "Neural information processing II," in Analog VLSI Signal and Information Processing, M. Ismail and T. Fiez, Eds. New York, NY: McGraw-Hill, 1994, pp. 358-413.