Energy recovery circuits using reversible and partially reversible logic

IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications

Volumn 43, Issue 9, 1996, Pages 769-778

  Ye, Yibin ^a   Roy, Kaushik ^a  

^a PURDUE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITANCE; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; LOGIC CIRCUITS; LOGIC DESIGN; MATHEMATICAL MODELS; MULTIPLYING CIRCUITS; SWITCHING CIRCUITS;

ADIABATIC CIRCUITS; ADIABATIC SWITCHING; ENERGY RECOVERY CIRCUITS; REVERSIBLE LOGIC;

LOGIC GATES;

EID: 0030246510     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/81.536746     Document Type: Article

References (14)

1. C. H. Bennett, "The thermodynamics of computation-A review," Int. J. Theoret. Phys., vol. 21, no. 12, pp. 905-940, 1982.
2. E. Fredkin and T. Toffoli. "Conservative logic," Im. J. Theoret. Phys., vol. 21, nos. 3/4, pp. 219-253, 1982.
3. R. Landauer, "Dissipation and noise immunity in computation and communication," Nature, vol. 335, pp. 779-784, Oct. 27, 1988.
4. R. P. Feynman, "Quantum mechanical computers," Found, Phys., vol. 16, no. 6, 1986.
5. W. C. Athas. L. "J." Svensson, J. G. Koller, N. Tzartzanis, and E. Chou, "A framework for practical low-power digital CMOS systems using adiabatic-switching principles," in Proc. Int. Workshop on Low Power Design. Napa Valley, CA, 1994, pp. 189-194.
6. J. S. Denker, S. C. Avery, A. G. Dickinson, A. Kramer, and T. R. Wik, "Adiabatic computing with the 2N-2N2D logic family," in Proc. Int. Workshop on Low Power Design, Napa Valley, CA. 1994, pp. 183-187.
7. S. G. Younis and T. F. Knight, "Asymptotically zero energy split-level charge recovery logic," in Proc. Int. Workshop on Low Power Design, Napa Valley, CA, 1994, pp. 177-182.
8. A. P. Chandrakashan, S. Sheng, and R. Brodersen, "Low power CMOS digital design," IEEE J. Solid-State Circuits, vol. 27, pp. 473-483,' Apr. 1992
9. K. Roy and S. Prasad, "Circuit activity based logic synthesis for low power reliable operations," IEEE Trans. VLSI Syst. pp. 503-513, Dec. 1993.
10. C. Tsui, M. Pedram, and A. Despain, "Technology decomposition and mapping targeting low power dissipation," in Proc. ACM/IEEE Design Auto. Conf. Dallas, TX, 1993, pp. 68-73.
11. J. Monteiro, S. Devadas. and A. Ghosh, "Retiming sequential circuits for low power," in Proc. IEEE Int. Conf. Computer Aided-Design, Santa Clara, CA, 1993, pp. 398-402.
12. V. Tiwari, P. Ashar, and S. Malik, "Technology mapping for low power," in Proc. ACM/IEEE Design Aulo. Conf., Dallas, TX, 1993, pp. 74-79.
13. P. Landman and J. Rabaey, "Power estimation for high level synthesis," in Proc, Euro. Design Automation Conf., Paris, France, 1993, pp. 361-366.
14. A. G. Dickinson and J. S. Denker, "Adiabatic dynamic logic," IEEE J. Solid-State Circuits, vol. 30, pp. 311-315. Mar." 1995.