An Efficient Locally Pipelined FFT Processor

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 53, Issue 7, 2006, Pages 585-589

  Yang, Liang ^a   Zhang, Kewei ^a   Liu, Hongxia ^a   Huang, Jin ^a   Huang, Shitan ^a  

^a Xi'an Lishan Microelectronic Co   (China)

Author keywords

Address generating; butterfly; fast Fourier transform (FFT); locally pipelined architecture (LPPF); radix 2 single deep delay feedback (R2SD2F)

Indexed keywords

ALGORITHMS; COMPUTATIONAL COMPLEXITY; FAST FOURIER TRANSFORMS; PIPELINE PROCESSING SYSTEMS; REAL TIME SYSTEMS;

ADDRESS GENERATING; BUTTERFLY; LOCALLY PIPELINED ARCHITECTURE;

DIGITAL SIGNAL PROCESSING;

EID: 33746362585     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2006.875306     Document Type: Article

References (21)

1. C. C. W. Hui, T. J. Ding, J. V. McCanny, and R. F. Woods, “A 64-point Fourier transform chip for video motion compensation using phase correlation,” IEEE J. Solid-State Circuits, vol. 31, no. 11, pp. 1751–1761, Nov. 1996.
2. C. L. Wang and C. H. Chang, “A new memory-based FFT processor for VDSL transceivers,” in Proc. IEEE Int. Symp. Circuits Syst., May 2001, vol. 4, pp. 670–673.
3. W. D. Li and L. Wanhammar, “A pipeline FFT processor,” in Proc. IEEE Workshop. Signal Process. Syst., 1999, pp. 654–662.
4. C. H. Chang, C. L. Wang, and Y. T. Chang, “A novel memory-based FFT processor for DMT/OFDM applications,” in Proc. IEEE ICASSP'99, Phoenix, AZ, Mar. 1999, vol. 4, pp. 1921–1924.
5. S. Y. Park, N. I. Cho, S. U. Lee, K. Kim, and J. Oh, “Design of 2K/4K/8K-point FFT processor based on CORDIC algorithm in OFDM receiver,” in Proc. IEEE PACRIM'01, Victoria, BC, Canada, Aug. 2001, pp. 457–460.
6. S. S. He and M. Torkelson, “A new approach to pipeline FFT processor,” in Proc. 10th Int. Parallel Process. Symp., Apr. 1996, pp. 766–770.
7. T. M. Hopkinson and G. M. Butler, “A pipelined, high-precision FFT architecture,” in Proc. 35th Midwest Symp. Circuits Syst., Aug. 1992, vol. 2, pp. 835–838.
8. L. H. Jia, Y. H. Gao, and H. Tenhunen, “A pipelined shared-memory architecture for FFT processors,” in Proc. 42nd Midwest Symp. Circuits Syst., 1999, vol. 2, pp. 804–807.
9. E. H. Wold and A. M. Despain, “Pipeline and parallel-pipeline FFT processors for VLSI implementation,” IEEE Trans. Comput., vol. C-33, no. 5, pp. 414–426, May 1984.
10. G. A. Bi and E. V. Jones, “A pipelined FFT processor for word-sequential data,” IEEE Trans. Acoust., Speech, Signal Process., vol. 37, no. ASSP-12, pp. 1982–1985, Dec. 1989.
11. A. M. Despain, “Fourier transform computer using CORDIC iterations,” IEEE Trans. Comput., vol. C-23, no. 10, pp. 993–1001, Oct. 1974.
12. L. R. Rabiner and B. Gold, Theory and Application of Digital Signal Processing. Englewood Cliffs, NJ: Prentice-Hall, 1975.
13. E. E. Swartzlander, W. K. W. Young, and S. J. Joseph, “A radix 4 delay commutator for fast Fourier transform processor implementation,” IEEE J. Solid-State Circuits, vol., SC-19, no. 5, pp. 702–709, Oct. 1984.
14. S. W. Yu and E. E. Swartzlander, “A pipelined architecture for the multidimensional DFT,” IEEE Trans. Signal Process., vol. 49, no. 9, pp. 2096–2102, Sep. 2001.
15. D. Cohen, “Simplified control of FFT hardware,” IEEE Trans. Acoust., Speech, Signal Process., vol. 24, no. 12, pp. 577–579, Dec. 1976.
16. Y. Ma, “An effective memory addressing scheme for FFT processors,” IEEE Trans. Signal Process., vol. 47, no. 3, pp. 907–911, Mar. 1999.
17. Y. Ma and L. Wanhammar, “A hardware efficient control of memory addressing for high-performance FFT processors,” IEEE Trans. Signal Process., vol. 48, no. 3, pp. 917–921, Mar. 2000.
18. Y. Ma, “A fast address generation scheme for FFT processors,” Chinese J. Comput., vol. 17, no. 7, pp. 505–512, Jul. 1994.
19. W. Z. Luo and J. S. Xu, “Design of a new type of FFT address generate IC,” ACTA Electron. SINICA, vol. 22, no. 5, pp. 32–38, May 1994.
20. L. Yang, J. Huang, H. X. Liu, and S. T. Huang, “A highly efficient and fast address generation scheme for FFT processor,” Signal Process., to be published.
21. Y. Ma and L. Wanhammar, “A coefficient access control for low power FFT processors,” in Proc. 42nd Midwest Symp. Circuits Syst., Aug. 1999, vol. 1, pp. 512–514.