A 64-point fourier transform chip for video motion compensation using phase correlation

IEEE Journal of Solid-State Circuits

Volumn 31, Issue 11, 1996, Pages 1751-1760

  Hui, Colin Chiu Wing ^b,c,d   Ding, Tiong Jiu ^b,c   McCanny, John V ^a,b   Woods, Roger F ^a,b  

^a IEEE

^b QUEEN'S UNIVERSITY BELFAST   (United Kingdom)

^c QUEEN S UNIVERSITY   (Canada)

^d NORTEL NETWORKS   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

FAST FOURIER TRANSFORMS; INTEGRATED CIRCUIT MANUFACTURE; MATRIX ALGEBRA; REAL TIME SYSTEMS; SEMICONDUCTING SILICON; TRANSISTORS; VIDEO SIGNAL PROCESSING; VLSI CIRCUITS;

PHASE CORRELATION; REAL TIME VIDEO; VIDEO MOTION COMPENSATION;

CMOS INTEGRATED CIRCUITS;

EID: 0030289235     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/jssc.1996.542320     Document Type: Article

References (25)

1. G. Thomas, "Motion estimation and its application to HDTV transmission and up-conversion using DATV," SMPTE J., pp. 987-992, 1990.
2. _, "Application of motion compensation to video processing in the TV studio," in IEE Colloquium on Video Processing in the TV Studio, 1991, vol. 148, pp. 5/1-5/4.
3. J. Watkinson, The Engineer's Guide to Motion Compensation. Snell and Wilcox, 1994.
4. T. Borer, "Motion estimation," Television Standards Conversion, University of Surrey, 1992, Ph.D. thesis, ch. 7.
5. C. Chen and L. Wang, "A new efficient systolic architecture for the 2-D discrete Fourier-transform," IEEE Int. Symp. Circuits and Systems, 1992, vol. 6, ch. 732, pp. 689-692.
6. M. Ghouse, "2D grid architectures for the DFT and the 2D DFT," J. VLSI Signal Processing, vol. 5, pp. 57-74, 1993.
7. H. Lim and E. Swartzlander, "A systolic array for 2-D DFT and 2-D DCT," in Int. Conf. Application Specific Array Processors, 1994, pp. 123-131.
8. H. Yeh, "Highly pipelined VLSI architecture for computation of fast Fourier transforms," in Proc. SPIE - Int. Society Optical Eng., 1993, vol. 2027, pp. 112-121.
9. V. Di Lecce and E. Di Sciascio, "A Compact Bit-Serial Array Machine for DSP," in EPE″91 4th European Conf. Power Electronics and Applications, 1991, vol. 3, pp. 527-531.
10. K. Liu and K. Yao, "On uniform one-chip VLSI design considerations for some discrete orthogonal transforms," in ICASSP, 1988, pp. 2136-2139.
11. A. Vacher et al., "A VLSI implementation of parallel fast Fourier transform," in Proc. European Design and Test Conf., 1994, pp. 250-255.
12. N. Zhang, X. Zhang, and C. Zhang, "Two kinds of array structure for FFT processor," in Proc. Int. Conf. Signal Processing, 1990, vol. 2, ch. 355, pp. 1161-1162.
13. J. Muller and D. Trystram, "Perfect shuffle VLSI implementation: Applications to sorting and FFT computation," in CONPAR 88, 1989, pp. 197-204.
14. B. Gold and T. Bially, "Parallelism in fast Fourier transform hardware," IEEE Trans. Audio Electroacoustics, vol. 21, no. 1, pp. 5-16, 1973.
15. L. Rabiner and B. Gold, Theory and Application of Digit Signal Processing. Englewood Cliffs, NJ: Prentice-Hall, 1975.
16. E. Swartzlander, W. Young, and S. Joseph, "A radix 4 delay commutator for fast Fourier transform processor implementation," IEEE J. Solid-State Circuits, vol. 19, no. 5, pp. 702-709, 1984.
17. E. Swartzlander, V. Jain, and H. Hikawa, "A radix-8 wafer scale FFT processor," J. VLSI Signal Processing, vol. 4, pp. 165-176, 1992.
18. V. Szwarc and L. Desormeaux, "A chip set for pipeline and parallel pipeline FFT architectures," J. VLSI Signal Processing, vol. 8. pp. 253-265, 1994.
19. A: Oppenheim and R. Schafer, Discrete-Time Signal Processing Englewood Cliffs, NJ: Prentice-Hall International, 1989.
20. J. Cooley and J. Tukey, "An algorithm for the machine calculation of complex Fourier series," Mathematics of Computation, vol. 19, pp. 297-301, 1965.
21. C. C. W. Hui, "VLSI architectures for digital television applications," Ph.D. Thesis, Department of Electrical and Electronic Engineering, The Queen's University of Belfast, Nov. 1995.
22. G. Bi and E. Jones, "A pipelined FFT processor for word-sequential data," IEEE Trans. Acoustics, Speech, Signal Processing, vol. 37, no. 12, pp. 1982-1985, 1989.
23. Plessey PSDSP16510 Stand alone FFT Processor Data Sheet, Aug., 1990.
24. N. Weste and K. Eshraghian, Principles of CMOS VLSI Design: A Systems Perspective. Reading, MA: Addison-Wesley, 2nd ed., 1993.
25. E. Bidet, D. Castelain, C. Joanblanq, and P. Senn, "A fast single-chip implementation of 8192 complex point FFT," IEEE J. Solid-State Circuits, vol. 30, no. 3, Mar. 1995.