Voltage reduction of application-specific heterogeneous multiprocessor systems for power minimisation

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2000, Pages 147-152

  Rae, Allan ^a   Parameswaran, Sri ^a  

^a UNIVERSITY OF QUEENSLAND   (Australia)

Author keywords

[No Author keywords available]

Indexed keywords

ALLOCATION AND SCHEDULING; DESIGN STRATEGIES; HETEROGENEOUS MULTIPROCESSOR SYSTEMS; OPERATING VOLTAGE; POWER REDUCTIONS; POWER SOLUTIONS; TRIAL SOLUTIONS; VOLTAGE REDUCTION;

COMPUTER AIDED DESIGN;

EID: 38049019005     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/368434.368594     Document Type: Conference Paper

References (14)

1. Shiv Prakash and Alice C. Parker, "SOS: Synthesis of Application-Specific Heterogeneous Multiprocessor Systems," Journal of Parallel and Distributed Computing, vol. 16, pp. 338-351, 1992.
2. Jerry Frenkil, "Tools and Methodologies for Low Power Design," in 34th Design Automation Conference, June 1997.
3. Hui Guo and Sri Parameswaran, "New Derivation for Delay in CMOS Circuits," Tech. Rep., Dept. of Elec. and Comp. Eng., University of Queensland, August 1995.
4. H[ui] Guo and S[ridevan] Parameswaran, "Power Reduction in Pipelines," in Proceedings of Microelectronics'97, 1997.
5. Richard X. Gu and Mohamed I. Elmasry, "Power Dissipation Analysis and Optimisation of Deep Submicron CMOS Digital Circuits," IEEE Journal of Solid-State Circuits, vol. 31, no. 5, pp. 707-713, May 1996.
6. Anantha P. Chandrakasan, Samuel Sheng, and Robert W. Brodersen, "Low-Power CMOS Digital Design," IEEE Journal of Solid-State Circuits, vol. 27, no. 4, pp. 473-483, April 1992.
7. T. Kuroda et al., "A High-Speed Low-Power 0.3um CMOS Gate-Array with Variable Threshold Voltage (VT) Scheme," in IEEE CICC-96, May 1996, pp. 53-56.
8. Kimiyoshi Usami et al., "Design Methodology of Ultra Low-power MPEG4 Codec Core Exploiting Voltage Scaling Techniques," in 35th Design Automation Conference, June 1998.
9. W. Namgoong, M. Yu, and T. Meng, "A high-efficiency CMOS dynamic DC-DC switching regulator," in IEEE International Solid-State Circuits Conference, 1997, pp. 380-381.
10. Inki Hong, Darko Kirovski, Gang Qu, Miodrag Potkonjak, and Mani B. Srivasta, "Power Optimisation of Variable Voltage Core-Based Systems," in 35th Design Automation Conference, June 1998.
11. Muhammad K. Dhodhi, Imtiaz Ahmad, and Robert Storer, "SHEMUS: synthesis of heterogeneous multiprocessor systems," Microprocessors and Microsystems, vol. 19, no. 6, pp. 311-319, August 1995.
12. Allan R. Rae and Sri Parameswaran, "Application-Specific Heterogeneous Multiprocessor Synthesis Using Differential Evolution," in ISSS'98. 1998, IEEE Press.
13. Yanbing Li and Wayne Wolf, "A Task-Level Hierarchical Memory Model for System Synthesis of Multiprocessors," in Proceedings of the Design Automation Conference, 1997.
14. Wayne H. Wolf, "An Architectural Co-Synthesis Algorithm for Distributed, Embedded Computing Systems," IEEE Trans. VLSI, vol. 5, no. 2, pp. 218-229, June 1997.