Design, layout and verification of an FPGA using automated tools

ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA

Volumn , Issue , 2005, Pages 215-226

  Kuon, Ian ^a   Egier, Aaron ^a   Rose, Jonathan ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

Automatic layout; FPGA; PLD; Programmable logic

Indexed keywords

AUTOMATION; COMPUTER AIDED DESIGN; COMPUTER ARCHITECTURE; COMPUTER HARDWARE DESCRIPTION LANGUAGES; LOGIC DESIGN; PROGRAMMABLE LOGIC CONTROLLERS;

AUTOMATED TOOLS; AUTOMATIC LAYOUT; CIRCUIT DESIGN; PROGRAMMABLE LOGIC;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 20344391427     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1046192.1046220     Document Type: Conference Paper

References (38)

1. E. Ahmed and J. Rose. The effect of LUT and cluster size on deep submicron FPGA performance and density. In Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays, pages 3-12. ACM Press, 2000.
2. V. Betz and J. Rose. Automatic generation of FPGA routing architectures from high-level descriptions. In Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays, pages 175-184. ACM Press, 2000.
3. V. Betz and J. Rose. Automatic generation of programmable logic device architectures, October 2003. US Patent 6,631,510.
4. V. Betz and J. Rose, VPR: A New Packing, Placement and Routing Tool for FPGA Research. In Int. Workshop on Field Programmable Logic and Applications, 1997, pp. 213-222.
5. V. Betz, J. Rose, and A. Marquardt. Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers, 1999.
6. M. Bourgeault, J. Slavkin, and C. Sun. Automatic transistor-level design and layout of FPGAs. Bachelor's thesis, University of Toronto, 2002. Available online at: http://www.eecg.toronto.edu/~jayar/pubs/ATL/ Bourgeault_Slavkin_Sun_2002_Project.pdf.
7. Cadence, Virtuoso Chip Assembly Router. Datasheet available online at: http://www.cadence.com/datasheets/4886_virtuosoCAR_DSfnl.pdf.
8. Cadence. SKILL Programming Language, http://www.cadence.com
9. P. Chow, S. Ong Seo, J. Rose, K. Chung, G. Paéz-Monzón, and I. Rahardja. The design of a SRAM-based field programmable gate array-part ii: Circuit design and layout. IEEE Trans. on VLSI Systems, 7(3):321-330, Sept 1999.
10. J. Cong and Y. Ding, FlowMap: An Optimal Technology Mapping Algorithm for Delay Optimization in Lookup-Table Based FPGA Designs. IEEE Trans. On CAD. pp. 1-12, Jan. 1994.
11. C. Ebeling, L. McMurchie, S. A. Hauck and S. Burns, Placement and Routing Tools for the Triptych FPGA, IEEE Trans. on VLSI, 4(3):473-482, Dec. 1995.
12. A. Egier. Enhancing and Using an Automatic Design System for Creating FPGAs. Master's thesis, University of Toronto, 2005.
13. J. Ferguson and A. J. Moore, "Solutions for maximizing die yield at 0.13 μm," Solid State Technology, vol. 45, July 2002.
14. R. Fung. Optimization of transistor-level floorplans for field-programmable gate arrays. Bachelor's thesis, University of Toronto, 2002. Available online at: http://www.eecg.toronto.edu/~jayar/pubs/ATL/ ryan_fung_2002_thesis.pdf.
15. W. J. Dally and A. Chang. The role of custom design in ASIC chips. In Proceedings of the 37th Design Automation Conference, pages 643-647. ACM Press, 2000.
16. N. Kafafi, K. Bozman, and S. J. E. Wilton. Architectures and algorithms for synthesizable embedded programmable logic cores. In Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays, pages 3-11. ACM Press, 2003.
17. S. Kirkpatrick, C. Gelatt and M. Vecchi, "Optimization by Simulated Annealing," Science, May 13, 1983, pp. 671-680.
18. I. Kuon. Automated FPGA Design, Verification and Layout, Master's thesis, University of Toronto, 2004. Available online at: http://www.eecg.toronto.edu/ ~jayar/pubs/theses/Kuon/IanKuon.pdf.
19. P. Leventis, et al. Cyclone: a low-cost, high-performance FPGA. In Proceedings of the IEEE 2003 CICC, pages 49-52, September 2003.
20. D. Lewis, et al. The Stratix™ routing and logic architecture. In Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays, pages 12-20. ACM Press, 2003.
21. A. Marquardt, V. Betz and J. Rose. Timing-Driven Placement for FPGAs. In Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field Programmable gate arrays, pages 37-46.
22. B. Nguyen, O. P. Agrawal, B. A. Sharpe-Giesler, J. T. Wong, H. M Chang, and G. H. Tran. Tileable and compact layout for super variable grain blocks within FPGA device, November 2000. US Patent 6,154,051.
23. LGSynth93 MCNC Benchmarks. Obtained from http://www.eecg.toronto.edu/ ~lemieux/sega/ccts_blif.tar.gz.
24. K. Padalia. Automatic transistor-level design and layout placement of FPGA logic and routing from an architectural specification. Bachelor's thesis, University of Toronto, 2001. Available online at: http://www.eecg.toronto.edu/ ~jayar/pubs/ATL/ketan_padalia_2001_thesis.pdf.
25. K. Padalia, R. Fung, M. Bourgeault, A. Egier, and J. Rose. Automatic transistor and physical design of FPGA tiles from an architectural specification. In Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays, pp. 164-172. ACM Press, 2003.
26. S. Phillips, Automatic Layout of Domain-Specific Reconfigurable Subsystems for System-on-a-Chip. Master's Thesis, Northwestern University, 2001.
27. S. Phillips and S. Hauck. Automatic layout of domain-specific reconfigurable subsystems for system-on-a-chip. In Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays, pages 165-173. ACM Press, 2002.
28. E. M. Sentovich et al. SIS: A System for Sequential Circuit Analysis, Tech. Report No. UCB/ERL M92/41, University of California, Berkeley, 1990.
29. H. Shin, C. Hu. "Plasma-etching induced damage in thin oxide." In IEEE/SEM Advanced Semiconductor Manufacturing Conference and Workshop, pp 79-83, 1992.
30. Synopsys Cadabra. Product description available at: http://www.synopsys. com/products/ntimrg/cadabra_ds.html.
31. Synopsys. HSPICE frequently asked questions. http://www.synopsys.com/ products/mixedsignal/hspice/hspice_faqs.html.
32. Synopsys. Nanosim. Product Description available at: http://www.synopsys. com/products/mixedsignal/nanosim/nanosim.html.
33. D. Tavana, W. K. Yee, and V. A. Holen. FPGA architecture with repeatable tiles including routing matrices and logic matrices, October 1997. US Patent 5,682,107.
34. Virtual Silicon Technology. Diplomat-18 standard cell library, 2003. http://www.virtual-silicon.com/.
35. S. Wilton and J. Wu, Private Communication
36. Xilinx. FPGA Editor, http://toolbox.xilinx.com/docsan/xilinx5/help/ fpga_editor/fpga_editor.htm.
37. Xilinx. Virtex series configuration architecture user guide, September 2000. XAPP151 (v1.5).
38. Xilinx. Virtex-E 1.8v field programmable gate arrays production product specification, July 2002. DS022-1 (v2.3).