An O(bn2) time algorithm for optimal buffer insertion with b buffer types

Proceedings -Design, Automation and Test in Europe, DATE '05

Volumn II, Issue , 2005, Pages 1324-1329

  Li, Zhuo ^a   Shi, Weiping ^a  

^a Department of Electrical and Computer Engineering   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; AUTOMATION; COMPUTATIONAL METHODS; DELAY CIRCUITS; INTEGRATED CIRCUIT LAYOUT;

CONVEX HULL; INTERCONNECT DELAY; OPTIMAL BUFFER; VAN GINNEKEN'S ALGORITHM;

BUFFER CIRCUITS;

EID: 33646902675     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2005.63     Document Type: Conference Paper

References (15)

1. C. Alpert and A. Devgan. Wire segmenting for improved buffer insertion. In DAC, pages 588-593, 1997.
2. C. J. Alpert, A. Devgan, and S. T. Quay. Buffer insertion for noise and delay optimization. In DAC, pages 362-367, 1998.
3. C. J. Alpert, R. G, Gandham, J. L. Neves, and S. T, Quay. Buffer library selection. In ICCD, pages 221-226,2000.
4. R. L. Graham. An efficient algorithm for determining the convex hull of a fiite planar set. Information Processing Letters, 1:132-133, 1972.
5. M. Hrkic and J. Lillis. Buffer tree synthesis with consideration of temporal locality, sink polarity requirements, solution cost and blockages. In ISPD,pages 98-103,2002.
6. M. Hrkic and J. Lillis. S-tree: a technique for buffered routing tree synthesis. In DAC, pages 578-583,2002.
7. J. Lillis, C. K. Cheng, and T.-T. Y. Lin. Optimal wire sizing and buffer insertion for low power and a generalized delay model. WEE Trans. Solid-state Circuits, 31(3):437-447, 1996.
8. J. Lillis, C.-K. Cheng, T.-T. Y. Lin, and C.-Y. Ho. New performance driven routing techniques with explicit area/delay tradeoff and simultaneous wire sizing. In DAC, pages 395-400,1996.
9. T. Okamoto and J. Cong. Buffered steiner tree construction with wire sizing for interconnect layout optimization. In ICCAD, pages 44-49, 1996.
10. P. Saxena, N. Menezes, P. Cocchini, and D. A. Kirkpatrick. Repeater scaling and its impact on CAD. IEEE Trans. CAD, 23(4):451-463, 2004.
11. W. Shi and Z. Li. A fast algorithm for opitimal buffer insertion. IEEE Trans. CAD, to appear.
12. W. Shi and Z. Li. An O(nlogn) time algorithm for optimal buffer insertion. In DAC, pages 580-585,2003.
13. W. Shi, Z. Li, and C. J. Alpert. Complexity analysis and speedup techniques for optimal buffer insertion with minimum cost. In ASPDAC, pages 609414,2004.
14. L.P.P.P. van Ginneken, Buffer placement in distributed RC-tree network for minimal elmore delay. In ISCAS, pages 865-868, 1990.
15. H. Zhou, D. F. Wong, I. M. Liu, and A. Aziz. Simultaneous routing and buffer insertion with restrictions on buffer locations. IEEE Trans. CAD, 19(7):819-824, 2000.