Comparison between electrical and optical global clock distributions for CMOS integrated circuits

Optical Engineering

Volumn 44, Issue 10, 2005, Pages

  Cassan, Eric ^a   Marris, Delphine ^a   Rouvière, Mathieu ^a   Vivien, Laurent ^a   Laval, Suzanne ^a  

^a UNIVERSITÉ PARIS SACLAY   (France)

Author keywords

Bit error rate; Germanium; On chip; Optical interconnects; Photodetector; SOI

Indexed keywords

BIT ERROR RATE; INTEGRATED OPTICS; LIGHT MODULATORS; OPTICAL INTERCONNECTS; OPTICAL WAVEGUIDES; PHOTODETECTORS; SEMICONDUCTING GERMANIUM; SILICON ON INSULATOR TECHNOLOGY;

CHIP POWER CONSUMPTION; FRONT-END AMPLIFIER; GLOBAL CLOCK DISTRIBUTIONS; SIGNAL PROPAGATION; VOLTAGE SWING;

CMOS INTEGRATED CIRCUITS;

EID: 33646723915     PISSN: 00913286     EISSN: 15602303     Source Type: Journal    
DOI: 10.1117/1.2113127     Document Type: Article

References (24)

1. International Technology Roadmap for Semiconductors (ITRS), 2003 ed.
2. R. H. Havemann and J. Hutchby, "High-performance Interconnects: An integration Overview," Proc. IEEE 89(5), 586-601 (2001).
3. P. Kapur and K. C. Saraswat, "Optical interconnects for future high performance integrated circuits," Physica E (Amsterdam) 1(6), 620-627 (2003).
4. P. Kapur, "Challenges and limitations of future copper interconnects," presented at MRS Spring Mtg., Apr. 21, 2003, Tutorial E, Materials Research Society.
5. D. A. B. Miller, "Rationale and challenges for optical interconnects to electronic chips," Proc. IEEE 88(6), 728-749 (2000).
6. P. Restle, G. McNamara, D. A. Webber, P. J. Camporese, K. F. Eng, K. A. Jenkins, D. H. Allen, M. J. Rohn, M. P. Quaranta, D. W. Boerstler, C. J. Alpert, C. A. Carter, R. N. Bailey, J. G. Petrovick, B. L. Krauter, and B. D. McCredie, "A clock distribution network for microprocessors," IEEE J. Solid-State Circuits 36(5), 792-799 (2001).
7. S. Lardenois, D. Pascal, L. Vivien, E. Cassan, S. Laval, R. Orobtchouk, M. Heitzmann, N. Bouzaida, and L. Mollard, "Low-loss submicrometer SOI rib waveguides and corner mirrors," Opt. Lett. 28, 1150-1152 (2003).
8. E. Cassan, S. Laval, S. Lardenois, and A. Koster, "On-chip optical interconnects with compact and low-loss light distribution in siliconon-insulator rib waveguides," IEEE J. Sel. Top. Quantum Electron. 9(2), 460-464 (2003).
9. PhotonDesign corporation, FIMMWAVE: http://www.photond.com.
10. M. E. Castagna, S. Coffa, M. Monaco, L. Caristia, A. Messina, R. Mangano, and C. Bongornio, "Si-based materials and devices for light emission in silicon," Physica E (Amsterdam) 16, 547-553 (2003).
11. D. Marris, A. Cordat, D. Pascal, A. Koster, E. Cassan, L. Vivien, and S. Laval, "Design of a SiGe-Si quantum well optical modulator," IEEE J. Sel. Top. Quantum Electron. 9(3) 747-754 (2003).
12. A. Liu, R. Jones, L. Liao, D. Samara-Rubio, D. Rubin, O. Cohen, R. Nicolaescu, and M. Paniccia, "A high-speed silicon optical modulator based on a metal-oxide-semiconductor capacitor," Nature 427, 615 (2004).
13. J. M. Hartmann, A. Abbadie, A. M. Papon, P. Holliger, G. Rolland, T. Billon, J. M. Fédéli, M. Rouvière, L. Vivien, and S. Laval, "Reduced pressure chemical vapor deposition of Ge thick layers on Si(100) for 1.3-1.55 μm photo-detection, J. Appl. Phys. 95, 5905-5913 (2004).
14. EMLAB and DESSIS tools: http://www.ise.ch.
15. A. V. Krishnamoorthy and D. A. B. Miller, "Scaling optoelectronics-VLSI circuits into the 21st century: a technology roadmap," IEEE J. Sel. Top. Quantum Electron. 2(1), 55-76 (1996).
16. S. M. Park and S. Hong, "A 65-mW 5-Gb/s/ch current-mode common-base transimpedance amplifier array for optical interconnects," IEEE Photon. Technol. Lett. 15(8), 1138-1140 (2003).
17. R. Ho, "On-chip wires: scaling and efficiency," PhD Dissertation, Stanford Univ. (2003).
18. J. J. Morikuni, A. Dharchoudhury, Y. Leblebici, and S.M. Kang, "Improvements to the standard theory for photoreceiver noise," J. Lightwave Technol. 12(4), 1174-1183 (1994).
19. A. V. Mule, E. N. Glytsis, T. K. Gaylord, and J. D. Meindl, IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 10(5), 582-594 (2002).
20. R. Tao, M. Berroth, and Z. G. Wang, "Low power 10 Gbit/s VCSEL driver for optical interconnect," Electron. Lett. 39, 1743-1744 (2003).
21. K. Lee, M. Shur, T. A. Fjeldly, and T. Ytterdal, Semiconductor Device Modeling for VLSI, Prentice Hall (1993).
22. J. A. McCaulley, V. M. Donnelly, M. Vernon, and I. Taha, "Temperature dependence of the near-infrared refractive index of silicon, gallium arsenide, and indium phosphide," Phys. Rev. B 49(11), 7408-7417 (1994).
23. K. N. Chen, M. J. Kobrinsky, B. C. Barnett, and R. Reif, "Comparisons of conventional, 3-D, optical, and rf interconnects for on-chip clock distribution," IEEE Trans. Electron Devices 51(2), 233-239 (2004).
24. N. A. Kurd, J. S. Barkatullah, R. O. Dizon, T. D. Fletcher, and P. D. Madland, "A multigigahertz clocking scheme for the Pentium 4 microprocessor," IEEE J. Solid-State Circuits 36(11), 1647-1653 (2001).