Notice of Removal: A multi-rate 9.953-12.5-GHz 0.2-?m SiGe BiCMOS LC oscillator using a resistor-tuned varactor and a supply pushing cancellation circuit

IEEE Journal of Solid-State Circuits

Volumn 41, Issue 4, 2006, Pages 918-934

  Maxim, Adrian ^a,b  

^a IEEE   (United States)

^b SILICON LABORATORIES   (United States)

Author keywords

BiCMOS; Frequency calibration; LC oscillators; Optical communications; Phase noise; SiGe; SONET; Varactor

Indexed keywords

CAPACITORS; CLOSED LOOP CONTROL SYSTEMS; CMOS INTEGRATED CIRCUITS; OPTICAL COMMUNICATION; SEMICONDUCTING SILICON COMPOUNDS; VARACTORS;

BICMOS; FREQUENCY CALIBRATION; LC OSCILLATORS; PHASE NOISE; SIGE; SONET;

VARIABLE FREQUENCY OSCILLATORS;

EID: 33645697113     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2006.870914     Document Type: TB

References (34)

1. R. Walker, K. Hsieh, T. Knott, and C. Yen, "A 10 Gb/s Si-bipolar TX/RX chipset for computer data transmission," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 1998, pp. 302-303.
2. A. Buchwald et al., "A 6 GHz integrated phase locked loop using AlGaAs/GaAs heterojunction bipolar transistors," IEEE J. Solid-State Circuits, vol. 27, no. 12, pp. 1752-1762, Dec. 1992.
3. H. Cong et al., "A 10 Gb/s 16:1 multiplexer and 10 GHz clock synthesizer in 0.25 μmSiGe BiCMOS," IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 1946-1953, Dec. 2003.
4. Y. Greshishchev et al., "SiGe clock and data recovery IC with linear type PLL for 10 Gb/s SONET applications," in Proc. Bipolar/BiCMOS Circuits and Technology Meeting (BCTM), 1999, pp. 169-172.
5. A. Coban et al., "A highly-tunable 12 GHz quadrature LC-VCO in SiGe BiCMOS process," in Symp. VLSI Circuits Dig. Tech. Papers, 2001, pp. 119-120.
6. B. Jung and R. Harjani, "A 20 GHz VCO with 5 GHz tuning range in 0.25 μ.mSiGe BiCMOS," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2004, pp. 107-108.
7. A. Maxim, "A 10 GHz SiGe OC192 frequency synthesizer using a passive feedforward loop filter and a half rate oscillator," in Proc. Eur. Solid-State Circuits Conf. (ESSCIRC), 2004, pp. 363-366.
8. _, "A multi-rate 9.953-12.5 GHz 0.2 μmSiGe BiCMOS LC oscillator with -120 dBc/Hz phase noise at 1 MHz offset using a variable resistor based varactor," in Symp. VLSI Circuits Dig. Tech. Papers, 2005, pp. 202-205.
9. M. Green et al., "OC192 transmitter in standard 0.18-μm CMOS," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2002, pp. 248-249.
10. S. Li, I. Kipnis, and M. Ismail, "A 10 GHz CMOS quadrature LC-VCO for multi-rate optical applications," IEEE J. Solid-State Circuits, vol. 38, no. 10, pp. 1626-1634, Oct. 2003.
11. H. Mutholi et al., "A CMOS 10 Gb/s SONET transceiver," IEEE J. Solid-State Circuits, vol. 39, no. 7, pp. 1026-1033, Jul. 2004.
12. L. Hendrikson et al., "Low power fully integrated 10 Gb/s SONET/SDH transceiver in 0.13 μmCMOS," IEEE J. Solid-State Circuits, vol. 38, no. 10, pp. 1595-1601, Oct. 2003.
13. Z. Gu et al., "Fully integrated 10 GHz CMOS LC VCO," in Proc. Eur. Microwave Conf., 2003, pp. 583-586.
14. W. Cook and M. Steyart, "A CMOS 10 GHz voltage-controlled oscillator with integrated high Q inductor," in Proc. Eur. Solid-State Circuits Conf. (ESSCIRC), Sep. 2001, pp. 473-476.
15. J. Cao et al., "OC-192 transmitter and receiver in standard 0.18-μm CMOS," IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1768-1780, Dec. 2002.
16. D. Mukherjee et al., "A differential-tuned CMOS LC VCO for low-voltage full-rate 10 Gb/s CDR circuit," in Proc. MTT-S/RFIC Conf., 2002, pp. 707-710.
17. A. Ravi et al., "An integrated 10/5 GHz injection-locked quadrature LC-VCO in a 0.18-μm digital CMOS process," in Proc. Eur: Solid-State Circuits Conf. (ESSCIRC), 2002, pp. 543-546.
18. D. Axelrod et al., "A multi-phase 10 GHz VCO in CMOS/SOI for 40 Gbit/s SONET OC768 clock and data recovery circuits," in Proc. IEEE Radio Frequency Integrated Circuits (RFIC) Symp., 2005, pp. 573-576.
19. H. Werker et al., "A 10 GB/s SONET compliant CMOS transceiver with low cross-talk and intrinsic jitter," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2004, pp. 103-104.
20. R. Beek et al., "A 2.5 to 10 GHz clock multiplier unit with 0.22 ps rms jitter in a 0.18-μm CMOS technology," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2003, pp. 231-232.
21. T. Liu, "1.5 V 10-12.5 GHz integrated CMOS oscillator," in Symp. VLSI Circuits Dig. Tech. Papers, 1999, pp. 55-56.
22. A. Maxim a al., "9.953-12.5 GHz 0.13 μmCMOS LC VCO using a high resolution calibration and a constant gain varactor," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), Sep. 2005, pp. 545-548.
23. A. Hajimiri and T Lee, "A general theory of phase noise in electrical oscillators," IEEE J. Solid-State Circuits, vol. 33, no. 2, pp. 179-194, Feb. 1998.
24. J. Rael and A. Abidi, "Physical processes of phase noise in differential LC oscillators," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), 2000, pp. 569-572.
25. E. Hegazi and A. Abidi, "A filtering technique to lower LC oscillator phase noise," IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 1921-1930, Dec. 2001.
26. M. Margarit et al., "A low-noise, low-power VCO with automatic amplitude control for wireless applications," IEEE J. Solid-State Circuits, vol. 34, no. 6, pp. 761-771, Jun. 1999.
27. A. Zanchi et al., "Impact of AAC design on phase noise performance of VCOs," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 48, no. 6, pp. 537-547, Jul. 2001.
28. J. Rogers et al., "A study of digital and analog automatic-amplitude control circuitry for voltage-controlled oscillators," IEEE J. Solid-State Circuits, vol. 38, no. 2, pp. 352-356, Feb. 2003.
29. S. Wovcienhowsky, "A 10 GHz LC-tuned VCO with coarse and fine frequency control," Electron Lett., pp. 917-918, 1997.
30. A. Kral et al., "RF-CMOS oscillators with switched tuning," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), 1998, pp. 555-558.
31. GS/R based low noise regulator," in Proc. IEEE Radio Frequency Integrated Circuits (RFIC) Symp., 2005, pp. 411-414.
32. m LC VCOs," IEEE J. Solid-State Circuits, vol. 38, no. 8, pp. 1325-1332, Aug. 2003.
33. D. Welland, "Method and apparatus for generating a variable capacitance for synthesizing high-frequency signals for wireless communications," U.S. patent 6,327,463, Dec. 2001.
34. A. Maxim, "A 0.16-2.55 GHz CMOS active clock deskewing PLL using analog phase interpolation," IEEE J. Solid-State Circuits, vol. 40, no. 1, pp. 110-131, Jan. 2005.