OC-192 transmitter and receiver in standard 0.18-μm CMOS

IEEE Journal of Solid-State Circuits

Volumn 37, Issue 12, 2002, Pages 1768-1780

  Cao, Jun ^a   Green, Michael ^a,b   Momtaz, Afshin ^a   Vakilian, Kambiz ^a   Chung, David ^a   Jen, Keh Chee ^a   Caresosa, Mario ^a   Wang, Xin ^a   Tan, Wee Guan ^a   Cai, Yijun ^a   Fujimori, Ichiro ^a   Hairapetian, Armond ^a  

^a BROADCOM CORPORATION   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Clock and data recovery (CDR); Clock multiplier unit (CMU); CMOS; Demultiplexer (DEMUX); Deserializer; Integrated circuits; Jitter generation; Jitter tolerance; Jitter transfer; Multiplexer (MUX); OC 192; Phase locked loops (PLL); Serializer; SONET; Transceiver

Indexed keywords

BANDWIDTH; DATA COMMUNICATION SYSTEMS; DEMULTIPLEXING; JITTER; PHASE LOCKED LOOPS; TRANSMITTERS; TRANSPONDERS; VARIABLE FREQUENCY OSCILLATORS;

CLOCK MULTIPLIER UNIT (CMU);

CMOS INTEGRATED CIRCUITS;

EID: 0036917747     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2002.804336     Document Type: Conference Paper

References (20)

1. "300 pin multi source agreement for 10 gigabit transponders (serdes transceivers)," in 10 Giga MSA Consortium, Apr. 2001.
2. "Synchronous optical network (SONET) transport systems: Common generic criteria," Telcordia Technologies, GR-253-CORE no. 3, Sept. 2000.
3. SONET OC-192, "Transport system generic criteria," Bellcore, GR-1377-CORE no. 4, Mar. 1998.
4. J. Cao, A. Momtaz, K. Vakilian, M. Green, D. Chung, K. Jen, M. Caresosa, B. Tan, I. Fujimori, and A. Hairapetian, "OC-192 receiver in standard 0.18 μm CMOS," in ISSCC 2002 Dig. Tech. Papers, Feb. 2002, pp. 250-251.
5. T.H. Lee, The Design of CMOS Radio-Frequency integrated Circuits. Cambridge, UK: Cambridge Univ. Press, 1998.
6. J. Savoj and B. Razavi, A 10 Gb/s CMOS clock data recovery circuit with frequency detection, " in ISSCC 2001 Dig. Tech. Papers, Feb. 2001, pp. 78-79.
7. Y. Greshishchev, P. Schvan, J.L. Showell, M.-L. Xu, J.J. Ojha, and J.E. Roger, "A fully integrated SiGe receiver IC for 10-Gb/s data rate," IEEE J. Solid-State Circuits, vol. 35, pp. 1949-1957, Dec. 2000.
8. T.H. Lee and J.F. Bulzacchelli, "A 155-MHz clock recovery delay-and phase-locked loop," IEEE J. Solid-State Circuits, vol. 27, pp. 1736-1746, Dec. 1992.
9. Y. Greshishchev and P. Schvan, "SiGe clock and data recovery IC with linear-type PLL for 10-Gb/s SONET application," in Proc. 1999 Bipolar/BiCMOS Circuits and Technology Meeting, Sept. 1999, pp. 169-172.
10. J.J.D.H. Alexander, "Clock recovery from random binary signals," Electron.. Lett., vol. 11, pp. 541-542, Oct. 1975.
11. A. Momtaz, J. Cao, M. Caresosa, A. Hairapetian, D. Chung, K. Vakilian, M. Green, B. Tan, K. Jen, I. Fujimori, and Y. Cai, "Fully-integrated SONET OC48 transceiver in standard CMOS," IEEE J. Solid-State Circuits, vol. 25, pp. 1964-1973, Dec. 2001.
12. IEEE Standard for low-voltage differential signals (LVDS) for scalable coherent interface (SCI), IEEE Std. 1596.3-1996, Mar. 1996.
13. D.B. Leeson, "A simple model of feedback osciliator noise spectrum," Proc. IEEE, pp. 329-330, Feb. 1966.
14. C. Samori, A.L. Lacaita, F. Villa, and F. Zappa, "Spectrum folding and phase noise in LC tuned oscillators," IEEE Trans. Circuits Syst. II, vol. 45, pp. 781-790, July 1998.
15. A. Hajimiri and T.H. Lee, "Design issues in CMOS differential LC oscillators," IEEE J. Solid-State Circuits, vol. 34, pp. 717-724, May 1999.
16. _, "A general theory of phase noise in electrical oscillators," IEEE J. Solid-State Circuits, vol. 33, pp. 1218-1223, Oct. 1998.
17. S.B. Anand and B. Razavi, "A 2.75Gb/s CMOS clock recovery circuit with broad capture range," in ISSCC 2001 Dig. Tech. Papers, Feb. 2001, pp. 78-79.
18. M. Green, A. Momtaz, K. Vakilian, X. Wang, K. Jen, D. Chung, J. Cao, M. Caresosa, A. Hairapetian, I. Fujimori, and Y. Cai, "OC-192 transmitter in standard 0.18 μm CMOS," in ISSCC 2002 Dig. Tech. Papers, Feb. 2002, pp. 248-249.
19. H. Cong, S.M. Logan, M.J. Loinaz, K.J. O'Brien, E.E. Perry, G.D. Polhemus, J.E. Scoggins, K.P. Snowdon, and M.G. Ward, "A 10-Gb/s 16 : 1 multiplexer and 10-GHz clock synthesizer in 0.25-μm SiGe BiCMOS," IEEE J. Solid-State Circuits, vol. 36, pp. 1946-1953, Dec. 2001.
20. "SFI-4-Proposal for a common electrical interface between SONET framers and serializer/deserializer parts for OC-192 interfaces," Optical Internetworking Forum Physical and Link Layer Working Group, OIF-SFI4-01.0, Sept. 2000.