A multi-phase 10 GHz VCO in CMOS/SOI for 40 Gbits/s SONET OC-768 clock and data recovery circuits

Digest of Papers - IEEE Radio Frequency Integrated Circuits Symposium

Volumn , Issue , 2005, Pages 573-576

  Axelrad, D ^a   De Foucauld, E ^a   Boasis, M ^a   Martin, P ^a   Vincent, P ^a   Belleville, M ^a   Gaffiot, F ^b  

^a CEA LETI   (France)

^b ECOLE CENTRALE DE LYON   (France)

Author keywords

High speed integrated circuits; Jitter; Phase noise; Silicon on insulator technology; SONET; Voltage controlled oscillators

Indexed keywords

FREQUENCY TUNING; HIGH-SPEED INTEGRATED CIRCUITS; RING AMPLIFIERS; SONET;

CMOS INTEGRATED CIRCUITS; JITTER; POWER AMPLIFIERS; SILICON ON INSULATOR TECHNOLOGY;

VARIABLE FREQUENCY OSCILLATORS;

EID: 27644507278     PISSN: 15292517     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RFIC.2005.1489878     Document Type: Conference Paper

References (9)

1. D. Axelrad, E. de Foucauld, P.Vincent, M. Belleville, and F. Gaffiot, "10 GHz low phase noise folly integrated VCOs in 130 nm high resistivity CMOS/SOI for 40 Gbit/s datacom," 2004 IEEE International SOI Conference, pp. 174-176, October 2004.
2. N. Fong, J. Kim; J.-O. Plouchart, N. Zamdmer, Duixian Liu, L. Wagner, C. Plett, and G. Tarr, "A low-voltage 40-GHz complementary VCO with 15% frequency tuning range in SOI CMOS technology," IEEE J. of Solid-State Circuits., vol. 39, no. 5, pp. 841-846, May 2004.
3. "The control of jitter and wander in the optical transport network," ITU-T Recommendation G.8251, Draft revision 04.0, October 2001.
4. J. Savoj, and B. Razavi, High-speed CMOS circuits for optical receivers, Boston: Kluwer Academic Publishers, 2001.
5. R.C. Walker, H. Kuo-Chiang, T.A. Knotts, and Y. Chu-Sun, "A 10 Gb/s Si-bipolar TX/RX chipset for computer data transmission," IEEE Int. 45th ISSCC Conf. Dig. of Tech. Papers, pp. 302-303, February 1998.
6. J. Lee and B. Razavi, "A 40-Gb/s clock and data recovery circuit in 0.18-nm CMOS technology," IEEE J. Solid-State Circuits, vol. 38, no. 4, pp. 2181-2190, December 2003.
7. G. Ghibaudo, O. Roux-dit-Buisson, C. Nguyen-Duc, F. Balestra, and J. Brini, "Improved analysis of low-frequency noise in field effect MOS transistor," Phys. Stat. Solidi A, vol. 124, pp. 571-581, 1991.
8. P. Andreani and H. Sjöland, "Tail current noise suppression in RF CMOS VCOs," IEEE J. Solid-State Circuits, vol. 37, no. 3, pp. 342-348, March 2002.
9. J.-P. Raskin, I. Huynen, R. Gillon, D. Vanhoenacker, and J.P. Colinge, "An efficient design tool for transmission line on SIMOX substrates," 1996 IEEE International SOI Conference, pp. 28-29, October 1996.