A CMOS 10-Gb/s SONET transceiver

IEEE Journal of Solid-State Circuits

Volumn 39, Issue 7, 2004, Pages 1026-1033

  Muthali, Harish S ^a   Thomas, Thomas P ^a   Young, Ian A ^a  

^a INTEL CORPORATION   (United States)

Author keywords

Clock and data recovery (CDR); CMOS integrated circuits; LC VCO; Optical communication; Phase locked loops; SONET OC 192; Transceiver

Indexed keywords

CMOS INTEGRATED CIRCUITS; CROSSTALK; ENERGY DISSIPATION; FREQUENCIES; JITTER; OPTICAL COMMUNICATION; PHASE LOCKED LOOPS; VARIABLE FREQUENCY OSCILLATORS;

CLOCK AND DATA RECOVERY (CDR); LC VCO; SONET OC-192;

TRANSCEIVERS;

EID: 3042778503     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2004.829935     Document Type: Conference Paper

References (6)

1. 2 6-T SRAM cell," in IEDM Dig., Dec. 2002, pp. 73-76.
2. J. Savoj and B. Razavi, "A 10 Gb/s CMOS clock and data recovery circuit with frequency detection," in IEEE ISSCC Dig. Tech. Papers, Feb. 2001, pp. 78-79.
3. J. Cao et al., "OC-192 transmitter and receiver in standard 0.18-μm CMOS," IEEE J. Solid-State Circuits, vol. 37, pp. 1768-1780, Dec. 2002.
4. J. J. Rael and A. A. Abidi, "Physical processes of phase noise in differential LC oscillators," in Proc. IEEE Custom Integrated Circuits Conf., May 2000, pp. 569-572.
5. A.-S. Porret, T. Melly, C. C. Enz, and E. A. Vittoz, "Design of high-Q varactors for low-power wireless applications using a standard CMOS process," IEEE J. Solid-State Circuits, vol. 35, pp. 337-345, Mar. 2000.
6. L. Hendrikson et al., "Low-power fully integrated 10-Gb/s SONET/SDH transceiver in 0.13-μm CMOS," IEEE J. Solid-State Circuits, vol. 38, pp. 1595-1601, Oct. 2003.