A 10GHz SiGe OC192 frequency synthesizer using a passive feed-forward loop filter and a half rate oscillator

ESSCIRC 2004 - Proceedings of the 30th European Solid-State Circuits Conference

Volumn , Issue , 2004, Pages 363-366

  Maxim, Adrian ^a  

^a Integrated Products   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BIPOLAR INTEGRATED CIRCUITS; CAPACITANCE; CMOS INTEGRATED CIRCUITS; COMPUTER ARCHITECTURE; ELECTRIC POTENTIAL; JITTER; PASSIVE FILTERS; PHASE LOCKED LOOPS; SEMICONDUCTING SILICON COMPOUNDS; SPURIOUS SIGNAL NOISE; VARIABLE FREQUENCY OSCILLATORS;

HALF RATE OSCILLATORS; PASSIVE FEED-FORWARD LOOP FILTER; PHASE LOCKED LOOP (PLL) ARCHITECTURE; PHASE MARGIN;

FREQUENCY SYNTHESIZERS;

EID: 17644405861     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (10)

1. R. Walker, et al, "A 10Gb/s Si-bipolar TX/RX chipset for computer data transmission, IEEE ISSCC 1998 Digest, pp.302-303.
2. A. Buchwald, et al, "A 6GHz integrated phase locked loop using AlGaAs/GaAs heterojunction bipolar transistors", IEEE JSSC, vol.27, no.12, pp.1752-1762, Dec. 1992.
3. G. Georgiou, et al, "Clock and data recovery IC for 40Gb/s fiber optic receivers", IEEE JSSC, vol.37, no.9, pp. 1120-1125, Sep. 2002.
4. M. Green, et al, "OC192 transmitter in standard 0.18μm CMOS", IEEE ISSCC 2002 Digest, pp. 248-249.
5. H. Cong, et al, "A 10Gb/s 16:1 multiplexer and 10GHz clock synthesizer in a 0.25μm SiGe BICMOS, IEEE ISSCC 2001 Digest, pp. 80-81.
6. S. Ueno, et al, " A single chip 10Gb/s transceiver LSI using SiGe SOI BICMOS", IEEE ISSCC 2001, pp. 82-83.
7. Y. Koo, et al, "A fully integrated CMOS frequency synthesizer with charge averaging charge-pump and dual path loop filter", IEEE JSSC, vol.37, no.5, pp.536-542, May 2002.
8. Y. Tank, et al, "Adaptive Miller capacitor multiplier for compact on chip PLL filter", Electronics Letter, pp.43-45, Jan. 2003.
9. K. Shu, et al, "A 2.4GHz Monolithic fractional-N frequency synthesizer with robust phase switching prescalar and loop capacitance multiplier", IEEE JSSC, vol.38, no.6, June 2003, pp.866-874.
10. M Margarit, et al, "A low noise, low power VCO with automatic amplitude control for wireless applications", IEEE JSSC, vol34, no.6, June 1999, pp.761-771.