A 1.2-V RF front-end with on-chip VCO for PCS 1900 direct conversion receiver in 0.13-μm CMOS

IEEE Journal of Solid-State Circuits

Volumn 41, Issue 2, 2006, Pages 384-393

  Sivonen, Pete ^b   Tervaluoto, Jussi ^b   Mikkola, Niko ^b   Pärssinen, Aarno ^a,b  

^a IEEE

^b NOKIA RESEARCH CENTER   (United States)

Author keywords

Active filter; Direct conversion; Dynamic matching; Low voltage; Low noise amplifier (LNA); Mixer; Personal communications services (PCS); Radio frequency (RF); Radio receiver; RF CMOS; RF front end; Voltage controlled oscillator (VCO)

Indexed keywords

ACTIVE FILTER; DIRECT CONVERSION; DYNAMIC MATCHING; LOW VOLTAGE; LOW-NOISE AMPLIFIER (LNA); MIXER; PERSONAL COMMUNICATIONS SERVICES (PCS); RADIO FREQUENCY (RF); RF FRONT-END; VOLTAGE-CONTROLLED OSCILLATOR (VCO);

ELECTRIC POTENTIAL; GAIN CONTROL; OSCILLATORS (ELECTRONIC); QUADRATURE AMPLITUDE MODULATION; RADIO FREQUENCY AMPLIFIERS; RADIO RECEIVERS;

CMOS INTEGRATED CIRCUITS;

EID: 31644439467     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2005.862341     Document Type: Article

References (48)

1. A. Matsuzawa, "RF-SoC-expectations and required conditions," IEEE Trans. Microw. Theory Tech., vol. 50, no. 1, pp. 245-253, Jan. 2002.
2. P. van Zeijl, J.-W. T. Eikenbroek, P.-P. Vervoort, S. Setty, J. Tangenberg, G. Shipton, E. Kooistra, I. C. Keestra, D. Belot, K. Visser, E. Bosma, and S. C. Blaakmeer, "A Bluetooth radio in 0.18-μm CMOS," IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1679-1687, Dec. 2002.
3. F. Behbahani, H. Firouzkouhi, R. Chokkalingam, S. Delshadpour, A. Kheirkhahi, M. Nariman, M. Conta, and S. Bhatia, "A fully integrated low-IF CMOS GPS radio with on-chip analog image rejection," IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1721-1727, Dec. 2002.
4. L. Perraud, M. Recouly, C. Pinatel, N. Sornin, J.-L. Bonnot, F. Benoist, M. Massei, and O. Gibrat, "A direct-conversion CMOS transceiver for the 802.11a/b/g WLAN standard utilizing a Cartesian feedback transmitter," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2226-2238, Dec. 2004.
5. A. A. Abidi, G. J. Pottie, and W. J. Kaiser, "Power-conscious design of wireless circuits and systems," Proc. IEEE, vol. 88, no. 10, pp. 1528-1545, Oct. 2000.
6. A. Pärssinen, J. Jussila, J. Ryynänen, L. Sumanen, and K. A. I. Halonen, "A 2 GHz wideband direct conversion receiver for WCDMA applications," IEEE J. Solid-State Circuits, vol. 34, no. 12, pp. 1893-1903, Dec. 1999.
7. J. Rogin, I. Kouchev, G. Brenna, D. Tschopp, and Q. Huang, "A 1.5-V 45-mW direct-conversion WCDMA receiver IC 0.13-μm CMOS," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2239-2248, Dec. 2003.
8. P. Orsatti, F. Piazza, and Q. Huang, "A 20-mA-receive, 55-mA-transmit, single-chip GSM transceiver in 0.25-μm CMOS," IEEE J. Solid-State Circuits, vol. 34, no. 12, pp. 1869-1880, Dec. 1999.
9. E. Abou-Allam, J. J. Nisbet, and M. C. Maliepaard, "Low-voltage 1.9-GHz front-end receiver in 0.5-μm CMOS technology," IEEE J. Solid-State Circuits, vol. 36, no. 10, pp. 1434-1442, Oct. 2001.
10. M. S. J. Steyaert, J. Janssens, B. De Muer, M. Borremans, and N. Itoh, "A 2-V CMOS cellular transceiver front-end," IEEE J. Solid-State Circuits, vol. 35, no. 12, pp. 1895-1907, Dec. 2000.
11. S. Tadjpour, E. Cijvat, E. Hegazi, and A. A. Abidi, "A 900-MHz dual-conversion low-IF GSM receiver in 0.35-μm CMOS," IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 1992-2002, Dec. 2001.
12. O. E. Erdogan, R. Gupta, D. G. Yee, J. C. Rudell, J. S. Ko, R. Brocken-brough, S. O. Lee, E. Lei, J. L. Tham, H. Wu, C. Conroy, and B. Kim, "A single-chip quad-band GSM/GPRS transceiver in 0.18 μm standard CMOS," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, San Francisco, CA, 2005, pp. 318-319.
13. M. C. Kuo, C. M. Hsu, C. L. Ko, T. H. Lin, and Y. B. Lee, "A CMOS WLAN/GPRS dual-mode RF front-end receiver," in IEEE Radio Frequency Integmted Circuits Symp. Dig. Papers, Fort Worth, TX, 2004, pp. 153-156.
14. S. Cipriani, G. Sirna, P. Cusinato, L. Carpineto, F. Monchal, C. Sorace, and E. Duvivier, "Low-IF 90 nm CMOS receiver for 2.5 G application," in IEEE Mediterranean Electrotechnical Conf. Dig. Tech. Papers, Dubrovnik, Croatia, 2004, pp. 151-154.
15. J. Crols and M. S. J. Steyaert, "A single-chip 900 MHz CMOS receiver front-end with a high performance low-IF topology," IEEE J. Solid-State Circuits, vol. 30, no. 12, pp. 1483-1492, Dec. 1995.
16. S. Mahdavi and A. A. Abidi, "Fully integrated 2.2-mW CMOS front end for a 900-MHz wireless receiver," IEEE J. Solid-State Circuits, vol. 37, no. 5, pp. 662-669, May 2002.
17. E. Götz, H. Kröbel, G. Märzinger, B. Memmler, C. Münker, B. Neurauter, D. Römer, J. Rubach, W. Schelmbauer, M. Scholz, M. Simon, U. Steinacker, and C. Stöger, "A quad-band low power single chip direct conversion CMOS transceiver with ∑Δ-modulation loop for GSM," in Proc. Eur. Solid-State Circuits Conf. (ESSCIRC), Estoril, Portugal, 2003, pp. 217-220.
18. T. Manku, M. Kahrizi, C. Snyder, Y. Ling, J. Khajehpour, J. Wei, K. Lee, V. Yavorskyy, Y. Lai, W. Kung, S. Devison, L. Wong, S. Dosanjh, K. Trainor, M. Tran, D. Marchesan, M. Schumacher, G. Weale, and S. Holditch, "A single chip direct conversion CMOS transceiver for quad-band GSM/GPRS/EDGE and WLAN with integrated VCO's and fractional-N synthesizer," in IEEE Radio Frequency Integrated Circuits Symp. Dig. Papers, Fort Worth, Texas, 2004, pp. 423-426.
19. E. Song, Y. Koo, Y.-J. Jung, D.-H. Lee, S. Chu, and S.-I. Chae, "A 0.25-μ m CMOS quad-band GSM RF transceiver using an efficient LO frequency plan," IEEE J. Solid-State Circuits, vol. 40, no. 5, pp. 1094-1106, May 2005.
20. A. Dezzani and E. Andre, "A 1.2-V dual-mode WCDMA/GPRS ∑Δ modulator," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, San Francisco, CA, 2003, pp. 58-59.
21. F. Chen, S. Ramaswamy, and B. Bakkaloglu, "A 1.5 V 1 mA 80 dB passive Δ∑ ADC in 0.13 μm digital CMOS process," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, San Francisco, CA, 2003, pp. 54-55.
22. I. Gallon, "Delta-sigma data conversion in wireless receivers," IEEE Trans. Microw. Theory Tech., vol. 50, no. 1, pp. 302-315, Jan. 2002.
23. D. K. Shaeffer and T. H. Lee, The Design and Implementation of Low-Power CMOS Radio Receivers. Boston, MA: Kluwer Academic, 1999.
24. P. Sivonen and A. Pärssinen, "Analysis and optimization of packaged inductively degenerated common-source low-noise amplifiers with ESD protection," IEEE Trans. Microw. Theory Tech., vol. 53, no. 4, pp. 1304-1313, Apr. 2005.
25. P. Leroux, J. Janssens, and M. Steyaert, "A 0.8-dB NF ESD-protected 9-mW CMOS LNA operating at 1.23 GHz," IEEE J. Solid-State. Circuits, vol. 37, no. 6, pp. 760-765, Jun. 2002.
26. J. Ryynänen, K. Kivekäs, J. Jussila, A. Pärssinen, and K. A. I. Halonen, "A dual-band RF front-end for a WCDMA and GSM applications," IEEE J. Solid-State. Circuits. vol. 36, no. 8, pp. 1198-1204, Aug. 2001.
27. A. Vilander and P. Sivonen, "Gain stabilization technique for narrow band integrated low noise amplifiers," U.S. Patent Application 20050110575, Nov. 2003.
28. P. Sivonen, A. Vilander, and A. Pärssinen, "A gain stabilization technique for tuned RF low-noise amplifiers," IEEE Trans. Circuits Syst. I: Reg. Papers, vol. 51, no. 9, pp. 1702-1707, Sep. 2004.
29. S. Wu and B. Razavi, "A 900-MHz/1.8-GHz CMOS receiver for dual-band applications," IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 2178-2185, Dec. 1998.
30. T. W. Kim, B. Kim, and K. Lee, "Highly linear receiver front-end adopting MOSFET transconductance linearization by multiple gated transistors," IEEE J. Solid-State Circuits, vol. 39, no. 1, pp. 223-229, Jan. 2004.
31. H. Darabi and A. A. Abidi, "Noise in RF-CMOS mixers: A simple physical model," IEEE J. Solid-State. Circuits, vol. 35, no. 1, pp. 15-25, Jan. 2000.
32. H. Sjöland, A. Kamiri-Sanjaani, and A. A. Abidi, "A merged CMOS LNA and mixer for a WCDMA receiver," IEEE J. Solid-State Circuits. vol. 38, no. 6, pp. 1045-1050, Jun. 2003.
33. J. Ryynänen, K. Kivekäs, J. Jussila, L. Sumanen, A. Pärssinen, and K. A. I. Halonen, "A single-chip multimode receiver for GSM900, DCS 1800, PCS 1900, and WCDMA," IEEE J. Solid-State Circuits, vol. 38, no. 4, pp. 594-602, Apr. 2003.
34. D. Manstretta, R. Castello, and F. Svelto, "Low 1/f noise CMOS active mixers for direct conversion," IEEE Trans. Circuits Syst. II: Analog Digit. Signal Process., vol. 48, no. 9, pp. 846-850, Sep. 2001.
35. J.-P. Tervaluoto, A. Ruha, and T. Ruotsalainen, "Mixer circuit," U.S. Patent Application, Jan. 2004.
36. P. E. Allen and D. R. Holberg, CMOS Analog Circuit Design. Philadelphia, PA: Saunders College Publishing, 1987.
37. E. E. Bautista, B. Bastani, and J. Heck, "A high IIP2 downconversion mixer using dynamic matching," IEEE J. Solid-State Circuits, vol. 35, no. 12, pp. 1934-1941, Dec. 2000.
38. A. Rofougaran, G. Chang, J. J. Rael, J. Y. C. Chang, M. Rofougaran, P. J. Chang, M. Djafari, J. Min, E. W. Roth, A. A. Abidi, and H. Samueli, "A single-chip 900-MHz spread-spectrum wireless transceiver in 1-μm CMOS - Part II: Receiver design," IEEE J. Solid-State Circuits, vol. 33, no. 4, pp. 535-547, Apr. 1998.
39. E. Sacchi, I. Bietti, S. Erba, L. Tee, P. Vilmercati, and R. Castello, "A 15 mW, 70 kHz 1/f corner direct conversion CMOS receiver," in Proc. IEEE Custom Integrated Circuits Conf., San Jose, CA, 2003, pp. 459-462.
40. A. Jerng and C. G. Sodini, "The impact of device type and sizing on phase noise mechanisms," IEEE J. Solid-State. Circuits, vol. 40, no. 2, pp. 360-369, Feb. 2005.
41. H. Darabi and A. A. Abidi, "A 4.5-mW 900-MHz CMOS receiver for wireless paging," IEEE J. Solid-State Circuits, vol. 35, no. 8, pp. 1085-1096, Aug. 2000.
42. A. Kral, F. Behbahani, and A. A. Abidi, "RF-CMOS oscillators with switched tuning," in Proc. IEEE Custom Integrated Circuits Conf., Santa Clara, CA, 1998, pp. 555-558.
43. B. Lindoff, "Using a direct conversion receiver in EDGE terminals - A new DC offset compensation algorithm," in Proc. IEEE Int. Symp. Personal, Indoor and Mobile Radio Commun., Barcelona, Spain, 2000, pp. 959-963.
44. C. Krakovszky, X. Wen, and F. von Bergen, "Joint channel and DC offset estimation and synchronization with reduced computational complexity for an EDGE receiver," in Proc. IEEE VTS Vehicular Technol. Conf., Atlantic City, NJ, 2001, pp. 2248-2251.
45. B. Razavi, "A 2.4-GHz CMOS receiver for IEEE 802.11 wireless LANs," IEEE J. Solid-State Circuits, vol. 34, no. 10, pp. 1382-1385, Oct. 1999.
46. K. Kivekäs, A. Pärssinen, J. Ryynänen, J. Jussila, and K. A. I. Halonen, "Calibration techniques of active BiCMOS mixers," IEEE J. Solid-State Circuits, vol. 37, no. 6, pp. 766-769, Jun. 2002.
47. E. Hegazi and A. A. Abidi, "A 17-mW transmitter and frequency synthesizer for 900-MHz GSM fully integrated in 0.35-μm CMOS," IEEE J. Solid-State Circuits, vol. 38, no. 5, pp. 782-792, May 2003.
48. C.-M. Hung and K.K.O, "Apackaged 1.1-GHz CMOS VCO with phase noise of -126 dBc/Hz at a 600-kHz offset," IEEE J. Solid-State Circuits, vol. 35, no. 1, pp. 100-103, Jan. 2000.