A 0.25-μm CMOS Quad-Band GSM RF Transceiver Using an Efficient LO Frequency Plan

IEEE Journal of Solid-State Circuits

Volumn 40, Issue 5, 2005, Pages 1094-1106

  Song, Eunseok ^a   Koo, Yido ^b   Jung, Yeon Jae ^b   Lee, Deok Hee ^b   Chu, Sangyoung ^b   Chae, Soo Ik ^a  

^a Seoul National University   (South Korea)

^b GCT Semiconductor Inc   (United States)

Author keywords

CMOS; De offset; Direct conversion; Frequency divider; GSM; LO frequency; Offset phase locked loop (PLL); Quad band; Transceiver

Indexed keywords

BIPOLAR TRANSISTORS; FREQUENCIES; GLOBAL SYSTEM FOR MOBILE COMMUNICATIONS; MOS DEVICES; PHASE LOCKED LOOPS; TRANSCEIVERS; VARIABLE FREQUENCY OSCILLATORS;

DC OFFSET; DIRECT CONVERSION; FREQUENCY DIVIDER; LO FREQUENCY; OFFSET PHASE-LOCKED LOOP (PLL); QUAD-BAND GSM TRANSCEIVERS;

CMOS INTEGRATED CIRCUITS;

EID: 18444375257     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2005.845990     Document Type: Article

References (18)

1. A. A. Abidi, "RF CMOS comes of age," IEEE Microw. Mag., pp. 47-60, Dec. 2003.
2. B. Razavi, "RF CMOS transceivers for cellular telephony," IEEE Commun. Mag., pp. 144-149, Aug. 2003.
3. [Online]. Available: http://www.gsmworld.com
4. S. Tadjpour, "A 900 MHz dual conversion, low-IF CMOS GSM receiver," Ph.D. dissertation, Univ. of California, Los Angeles, 2001.
5. V8.11.0: Digital Cellular Telecommunications System (Phase 2+): Radio Transmission and Reception, Aug. 2001. ETSI TS 100 910.
6. T. D. Stetzler, I. G. Post, J. H. Havens, and M. Koyama, "A 2.7-4.5 V single chip GSM transceiver RF integrated circuit," IEEE J. Solid-State Circuits, vol. 30, no. 12, pp. 1421-1429, Dec. 1995.
7. C. Marshall et al., "A 2.7 V GSM transceiver IC's with on-chip filtering," in ISSCC Dig. Tech. Papers, Feb. 1995, pp. 148-149.
8. T. Yamawaki et al., "A 2.7-V GSM RF transceiver IC," IEEE J. Solid-State Circuits, vol. 32, no. 12, pp. 2089-2096, Dec. 1997.
9. P. Orsatti, F. Piazza, and Q. Huang, "A 20-mA-receive, 55-mA-transmit, single-chip GSM transceiver in 0.25-μm CMOS," IEEE J. Solid-State Circuits, vol. 34, no. 12, pp. 1869-1880, Dec. 1999.
10. M. S. J. Steyaert, J. Janssens, B. De Muer, M. Borremans, and N. Itoh, "A 2-V CMOS cellular transceiver front-end," IEEE J. Solid-State Circuits, vol. 35, no. 12, pp. 1895-1907, Dec. 2000.
11. R. Magoon, A. Molnar, J. Zachan, G. Hatcher, and W. Rhee, "A single-chip quad-band (850/900/1800/1900 MHz) direct conversion GSM/GPRS RF transceiver with integrated VCO's and fractional-N synthesizer," IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1710-1720, Dec. 2002.
12. J. Strange and S. Atkinson, "A direct conversion transceiver for multi-band GSM application," in Proc. IEEE RFIC Symp., Jun. 2000, pp. 25-28.
13. K. Lee et al., "A single-chip 2.4-GHz direct-conversion CMOS receiver for wireless local loop using multiphase reduced frequency conversion technique," IEEE J. Solid-State Circuits, vol. 36, no. 5, pp. 800-809, May 2001.
14. A. Zolfaghari and B. Razavi, "A low-power 2.4-GHz transmitter/receiver CMOS IC," IEEE J. Solid-State Circuits, vol. 38, no. 2, pp. 176-183, Feb. 2003.
15. D. Manstretta, R. Castello, and F. Svelto, "Low 1/f noise CMOS active mixers for direct conversion," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 48, no. 9, pp. 846-850, Sep. 2001.
16. J. C. Rudell, J.-J. Ou, T. B. Cho, G. Chien, F. Brianti, J. A. Weldon, and P. R. Gray, "A 1.9-GHz wide-band IF double conversion CMOS receiver for cordless telephone applications," IEEE J. Solid-State Circuits, vol. 32, no. 12, pp. 2071-2088, Dec. 1997.
17. E. Hegazi and A. A. Abidi, "A 17-mW transmitter and frequency synthesizer for 900-MHz GSM fully integrated in 0.35-μm CMOS," IEEE J. Solid-State Circuits, vol. 38, no. 5, pp. 782-792, May 2003.
18. J.-M. Hsu, "A 0.18-μm CMOS offset-PLL upconversion modulation loop IC for DCS 1800 transmitter," IEEE J. Solid-State Circuits, vol. 38, no. 4, pp. 603-613, Apr. 2003.