메뉴 건너뛰기




Volumn 43, Issue 4 B, 2004, Pages 2145-2150

A high-aspect-ratio silicon gate formation technique for beam-channel MOS transistor with impurity-enhanced oxidation

Author keywords

Beam channel transistor; Impurity enhanced oxidation; Silicon gate; Three dimensional structure

Indexed keywords

ANISOTROPY; CMOS INTEGRATED CIRCUITS; DIELECTRIC FILMS; DRY ETCHING; ELECTRODES; ELECTRON CYCLOTRON RESONANCE; MOSFET DEVICES; OXIDATION; POLYSILICON; REACTIVE ION ETCHING; SCANNING ELECTRON MICROSCOPY; SEMICONDUCTOR DOPING;

EID: 3142571040     PISSN: 00214922     EISSN: None     Source Type: Journal    
DOI: 10.1143/JJAP.43.2145     Document Type: Conference Paper
Times cited : (5)

References (14)
  • 2
    • 3142625393 scopus 로고    scopus 로고
    • H. Sunami: Japanese Patent No. 1344386
    • H. Sunami: Japanese Patent No. 1344386.


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.